专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO1998025305A1 METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE 审中-公开
标题翻译：制造半导体器件的方法
公开(公告)号：WO1998025305A1
公开(公告)日：1998-06-11
申请号：PCT/JP1996003547
申请日：1996-12-04
申请人： HITACHI, LTD. , MIYAMOTO, Toshio , NISHIMURA, Asao , NOGUCHI, Koki , MICHISHITA, Satoshi , HORIGUCHI, Masashi , KUBO, Masaharu
发明人： HITACHI, LTD.
IPC分类号： H01L25/11
CPC分类号： H01L25/18 , H01L23/4985 , H01L25/0657 , H01L25/105 , H01L2224/16 , H01L2224/48247 , H01L2224/48465 , H01L2224/73204 , H01L2225/1029 , H01L2225/1035 , H01L2225/1058 , H01L2225/107 , H01L2924/01019 , H01L2924/01021 , H01L2924/01055 , H01L2924/01077 , H01L2924/01078 , H01L2924/01322 , H01L2924/13091 , H01L2924/15173 , H01L2924/15311 , H01L2924/3011 , H01L2924/00
摘要： A semiconductor process for a laminated package that contains a semiconductor chip on which at least a CPU and flash memory are formed and one or more semiconductor chips on which at least DRAMs are formed. The process comprises the steps of: patterning conductive layers formed on the tape carriers so that leads may protrude into device holes on one side and connected to the through holes in tape carriers on the other side; sealing the semiconductor chips with a resin after the leads are bonded to the terminals of the chips for electrical connections; stacking the tape carriers with their through holes aligned and filling conductor in the through holes for electrical connections; and forming external terminals connected with the through holes on one end.
摘要翻译：一种用于层压封装的半导体工艺，其包含至少形成有CPU和闪速存储器的半导体芯片和至少形成有DRAM的一个或多个半导体芯片。该方法包括以下步骤：对形成在带状载体上的导电层进行构图，使得引线可以突出到一侧的器件孔中，并与另一侧的带状载体中的通孔连接; 在将引线接合到用于电连接的芯片的端子之后，用树脂密封半导体芯片; 堆叠磁带载体，其通孔对准，并将导体填充在通孔中用于电连接; 并在一端形成与通孔连接的外部端子。

2. 发明申请

WO1998025213A1 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 审中-公开
标题翻译：半导体集成电路设备
公开(公告)号：WO1998025213A1
公开(公告)日：1998-06-11
申请号：PCT/JP1996003550
申请日：1996-12-04
申请人： HITACHI, LTD. , NOGUCHI, Koki , MICHISHITA, Satoshi , HORIGUCHI, Masashi , KUBO, Masaharu , MIYAMOTO, Toshio , NISHIMURA, Asao
发明人： HITACHI, LTD.
IPC分类号： G06F15/78
CPC分类号： G11C5/06 , G06F13/4239 , G06F15/7842 , G11C5/04 , H01L2224/50
摘要： A semiconductor integrated circuit device having a package structure, in which two kinds of chips, one chip mounted with a CPU and a flash memory and the other mounted with a DRAM are contained in a single package. This structure reduces the number of external connection terminals and the IC mounting area, and lowers the manufacturing cost. The semiconductor integrated circuit device comprises a chip (MF) mounted with a microcomputer including a CPU, a memory and peripheral circuits and a flash memory, and a chip (AD) mounted with a DRAM and a logic circuit such as an ASIC. In the connection between the chip (MF) and the other chip (AD), address terminals (A0-A10), data input/output terminals (D0-D31), a power supply terminal (Vcc), a ground terminal (Vss) and control terminals such as row address strobe terminals ( RAS , column address strobe terminal CASL , CASH , CASHL , CASHH ) are connected to the same external connection terminals of the single-package semiconductor integrated circuit.
摘要翻译：具有封装结构的半导体集成电路器件被包含在单个封装中，其中两种芯片，安装有CPU和闪存的一个芯片以及另一个安装有DRAM的芯片。该结构减少了外部连接端子和IC安装面积的数量，降低了制造成本。半导体集成电路装置包括安装有包括CPU，存储器和外围电路和闪速存储器的微计算机的芯片（MF）以及安装有DRAM和诸如ASIC的逻辑电路的芯片（AD）。在芯片（MF）和另一个芯片（AD）之间的连接中，地址端子（A0-A10），数据输入/输出端子（D0-D31），电源端子（Vcc），接地端子（Vss）以及诸如行地址选通端子（“RAS”，“列地址选通端子”，“CASL”，“CASH”，“CASHL”，“ 连接到单封装半导体集成电路的相同的外部连接端子。

3. 发明申请

WO2009040959A1 PORTABLE TERMINAL 审中-公开
标题翻译：便携式终端
公开(公告)号：WO2009040959A1
公开(公告)日：2009-04-02
申请号：PCT/JP2007/069334
申请日：2007-09-26
申请人： KUBO, Masaharu
发明人： KUBO, Masaharu
IPC分类号： G06F3/02 , G06F17/22 , H04M1/02
CPC分类号： H04M1/0237 , G06F1/1616 , G06F1/1624 , G06F1/1647 , G06F1/1662 , G06F1/169 , G06F3/0489 , H04M1/0214 , H04M2250/70
摘要： This portable terminal comprises, a first device at least having a keyboard and a display device, wherein specific characters comprising at least one of English alphabetic characters and one of numerical characters are inputted through keypads of said keyboard, wherein the specific characters are displayed in form of a string of characters, wherein is expressed at least a part of said string of characters in form of representing a space relationship of characters each other in said keyboard. The portable terminal has a bumped and/or engraved mark to push said panels each other for sliding and/or closing is prepared at a side surface of said first panel.
摘要翻译：该便携式终端包括至少具有键盘和显示装置的第一装置，其中包括英文字母字符和数字字符中的至少一个的特定字符通过所述键盘的键盘输入，其中特定字符以形式显示的字符串，其中表示所述字符串的至少一部分的形式，以在所述键盘中表示彼此的字符的空间关系。便携式终端具有凸起和/或雕刻标记，以在所述第一面板的侧表面准备用于推动所述面板以进行滑动和/或关闭。

4. 发明申请

WO2008146412A1 PORTABLE TERMINAL 审中-公开
标题翻译：便携式终端
公开(公告)号：WO2008146412A1
公开(公告)日：2008-12-04
申请号：PCT/JP2007/061592
申请日：2007-06-01
申请人： KUBO, Masaharu
发明人： KUBO, Masaharu
IPC分类号： G06F1/18 , G06F1/16 , G06F15/02 , H04M1/02 , H05K7/00
CPC分类号： G06F1/1683 , G06F1/1616 , G06F1/1624 , G06F1/1647 , G06F1/1662 , G06F1/1681 , H04M1/0214 , H04M1/0235 , H05K1/028
摘要： This portable terminal comprises, a first panel at least having a display, a second panel at least having a keyboard and a hinge unit attached on both the first panel and the second panel, where the hinge unit comprises both rotating mechanism around a center axis of the hinge unit and sliding mechanism in the longitudinal direction along the center axis of the hinge unit. The panels are electrically connected by an interconnection scheme comprising a flexible printed circuit sheet. A portion of the sheet is located in form of stretching, folding, and rotating with folding in a accordance with sliding, closing and rotating the panels. Another portion of the sheet is passed through an inside cavity of a cylindrical hinge.
摘要翻译：该便携式终端包括：至少具有显示器的第一面板，至少具有键盘和附接在第一面板和第二面板上的铰链单元的第二面板，其中铰链单元包括围绕中心轴线的旋转机构铰链单元和沿着铰链单元的中心轴线的纵向方向的滑动机构。面板通过包括柔性印刷电路板的互连方案电连接。片材的一部分按照滑动，关闭和旋转面板的方式折叠，折叠和旋转的形式。片材的另一部分通过圆柱形铰链的内腔。

5. 发明申请

WO1996024105A1 TERMINAL FOR DISTRIBUTING ELECTRONIC INFORMATION 审中-公开
标题翻译：分配电子信息终端
公开(公告)号：WO1996024105A1
公开(公告)日：1996-08-08
申请号：PCT/JP1995002176
申请日：1995-10-23
申请人： HITACHI, LTD. , TAKASE, Satoshi , KUBO, Masaharu , MUNAKATA, Takeshi
发明人： HITACHI, LTD.
IPC分类号： G06F17/60
CPC分类号： G07F11/002 , G06K17/00 , G06Q10/10 , G06Q20/123 , G06Q20/18 , G07F17/0014
摘要： An electronic information distributing terminal (2A) which distributes electronic information including document information and the moving image information corresponding to the document information by storing the electronic information on a memory card (1) provided with an electrically rewritable nonvolatile semiconductor storage device. The terminal (2A) has a card stock (225) prepared by storing information transmitted through a communication interface (200) for electronic information to be distributed on a plurality of memory cards and distributes the electronic information by ejecting the memory cards even in response to a request of distributing only the electronic information and, at the same time, uses the memory card inserted together with the request as an added card stock (225). Therefore, the distribution service of such electronic information is efficient.
摘要翻译：一种电子信息分配终端（2A），其通过将电子信息存储在具有电可重写的非易失性半导体存储装置的存储卡（1）上，分发包括文档信息的电子信息和与文档信息相对应的运动图像信息。终端（2A）具有通过存储通过通信接口（200）发送的用于分配在多个存储卡上的电子信息的信息而准备的卡片（225），并且通过弹出存储卡来分发电子信息，即使响应于仅分发电子信息的请求，并且同时使用与请求一起插入的存储卡作为附加的卡片（225）。因此，这种电子信息的分发服务是有效的。

6. 发明申请

WO1998025304A1 SEMICONDUCTOR DEVICE 审中-公开
标题翻译：半导体器件
公开(公告)号：WO1998025304A1
公开(公告)日：1998-06-11
申请号：PCT/JP1996003549
申请日：1996-12-04
申请人： HITACHI, LTD. , MIYAMOTO, Toshio , NISHIMURA, Asao , NOGUCHI, Koki , MICHISHITA, Satoshi , HORIGUCHI, Masashi , KUBO, Masaharu , SHIBA, Kazuyoshi
发明人： HITACHI, LTD.
IPC分类号： H01L25/065
CPC分类号： H01L23/49816 , H01L23/49572 , H01L25/0657 , H01L25/105 , H01L27/10814 , H01L27/10894 , H01L27/118 , H01L2224/16 , H01L2224/73204 , H01L2224/73253 , H01L2225/1029 , H01L2225/1035 , H01L2225/1058 , H01L2225/107 , H01L2924/00014 , H01L2924/01019 , H01L2924/01021 , H01L2924/01055 , H01L2924/01077 , H01L2924/01078 , H01L2924/01079 , H01L2924/01322 , H01L2924/13091 , H01L2924/15311 , H01L2924/15312 , H01L2924/3011 , H01L2924/3511 , H01L2224/0401
摘要： A multilayered package in which a plurality of tape carriers where semiconductor chips are mounted are stacked. One end of each of leads formed on one side of each tape carrier is electrically connected to one of the connecting terminals of the semiconductor chips, and the other end of each of the leads are electrically connected to one of the through holes made in the carriers. The connecting terminals which are common to the semiconductor chips are formed at an area of the carriers and led to the external connecting terminals through the through holes.
摘要翻译：堆叠安装半导体芯片的多个带载体的多层封装。形成在每个带载体的一侧上的每个引线的一端电连接到半导体芯片的一个连接端子，并且每个引线的另一端电连接到在载体中形成的通孔之一。半导体芯片共用的连接端子形成在载体的区域并通过通孔导向外部连接端子。

7. 发明申请

WO1998025271A1 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE 审中-公开
标题翻译：半导体集成电路设备
公开(公告)号：WO1998025271A1
公开(公告)日：1998-06-11
申请号：PCT/JP1996003548
申请日：1996-12-04
申请人： HITACHI, LTD. , NOGUCHI, Koki , MICHISHITA, Satoshi , HORIGUCHI, Masashi , KUBO, Masaharu , MIYAMOTO, Toshio , NISHIMURA, Asao
发明人： HITACHI, LTD.
IPC分类号： G11C11/407
CPC分类号： G11C11/409 , G11C11/406
摘要： A semiconductor integrated circuit device for high-speed data transfer, wherein wait control is eliminated to allow a logic circuit to access a DRAM during the self-refreshing period of the DRAM. The integrated circuit comprises a chip that includes a microcomputer incorporated with a CPU, memories and peripheral circuits, and a flash memory; and another chip that includes DRAMs and a logic circuit, such as an ASIC. The control of the DRAM depends on whether the DRAM is in the normal access period or in the self-refreshing period. In the DRAM self-refreshing period, the refreshing operations are canceled so that the logic circuit can access the DRAM when the logic circuit requests the access to the DRAM by using readout/write signals R/W.
摘要翻译：一种用于高速数据传输的半导体集成电路装置，其中消除了等待控制，以允许逻辑电路在DRAM的自刷新周期期间存取DRAM。集成电路包括芯片，其包括与CPU结合的微计算机，存储器和外围电路以及闪速存储器; 以及包括DRAM和诸如ASIC的逻辑电路的另一芯片。 DRAM的控制取决于DRAM是处于正常访问周期还是在自刷新期间。在DRAM自刷新周期中，刷新操作被取消，使得当逻辑电路通过使用读出/写入信号R / W请求访问DRAM时逻辑电路可以访问DRAM。

8. 发明申请

WO2009093339A1 PORTABLE TERMINAL 审中-公开
标题翻译：便携式终端
公开(公告)号：WO2009093339A1
公开(公告)日：2009-07-30
申请号：PCT/JP2008/051611
申请日：2008-01-25
申请人： KUBO, Masaharu
发明人： KUBO, Masaharu
IPC分类号： G06F3/041
CPC分类号： G06F3/0488 , G06F3/0236 , G06F3/0416
摘要： This portable terminal is based on providing space information of neighboring characters pads on the input device, which is quite helpful for one to select the right characters. Furthermore, this invention discloses a new concept of using information of initial touch point and/or moving vector detected from a slight force of his finger in order quickly to select what one wants to input some specific characters such as related predicted words candidates, related translated words candidates, and some part of strings of characters and/or their combinations in addition to input characters. This scheme has a capability of that one can manipulate character pads in the input device as if the size of them become twice or more larger than that of their original sizes.
摘要翻译：该便携式终端基于在输入设备上提供相邻字符垫的空间信息，这对于选择正确的字符是非常有帮助的。此外，本发明公开了一种使用从手指的轻微力量检测到的初始触摸点和/或移动矢量的信息的新概念，以便快速地选择想要输入的某些特定字符，例如相关的预测词候选，相关的翻译单词候选人，以及除输入字符之外的字符串和/或其组合的一部分。该方案具有能够操纵输入设备中的字符焊盘的能力，就好像其尺寸变得比其原始尺寸的尺寸大两倍或更大。

9. 发明申请

WO2006098414A1 WIRELESS COMMUNICATION AND PAYMENT METHOD FOR PORTABLE TERMINAL 审中-公开
标题翻译：便携式终端的无线通信和支付方法
公开(公告)号：WO2006098414A1
公开(公告)日：2006-09-21
申请号：PCT/JP2006/305298
申请日：2006-03-10
申请人： KUBO, Masaharu
发明人： KUBO, Masaharu
IPC分类号： H04Q7/38 , G06F1/16 , H04M1/00 , H04M1/02 , H04M1/21 , H04M1/23 , H04M15/00
CPC分类号： G06F1/1624 , G06F1/1616 , G06F1/1647 , G06F1/1671 , H04M1/0214 , H04M1/0235 , H04M15/30 , H04M15/41 , H04M15/56 , H04M15/82 , H04M2215/0164 , H04M2215/202 , H04M2215/2026 , H04M2215/32 , H04M2215/78 , H04W4/24 , H04W88/02 , Y10T16/5387
摘要： Internet communication means is given priority over cellular communication means in selecting connection means out of the two means. Payment method for a terminal, comprising that usage information comprising usage fee, usage time, usage amount of packet ,and their accumulation are noticed to a user of the terminal by classifying usage of internet communication from usage of cellular communication means. Semiconductor storage devices are realized by simplifying testing process and by noticing users their life time(rewriting cycle times).
摘要翻译：互联网通信手段优先于蜂窝通信手段，从两种方式中选择连接手段。一种终端的支付方法，其特征在于，包括使用费用，使用时间，分组的使用量及其累积的使用信息，通过对使用蜂窝通信手段的因特网通信的使用进行分类，注意到终端的用户。通过简化测试过程并注意到用户的使用寿命（重写周期时间）来实现半导体存储设备。

10. 发明申请

WO02057921A9 ELECTRONIC CIRCUIT DEVICE 审中-公开
标题翻译：电子电路设备
公开(公告)号：WO02057921A9
公开(公告)日：2004-05-13
申请号：PCT/JP0100326
申请日：2001-01-19
申请人： HITACHI LTD , FUJITA RYO , KUBO OSAMU , NOGUCHI KOUKI , KUBO MASAHARU , MISHIMA MICHIHIRO , TAKAHASHI YASUHIKO
发明人： FUJITA RYO , KUBO OSAMU , NOGUCHI KOUKI , KUBO MASAHARU , MISHIMA MICHIHIRO , TAKAHASHI YASUHIKO
IPC分类号： G06F11/267 , G06F15/78 , G06F11/22 , G06F1/18 , G06F3/00 , G06F11/28
CPC分类号： G06F11/261 , G06F11/267 , G06F15/7867 , H01L25/18 , H01L2224/16225 , H01L2924/00014 , H01L2924/09701 , H01L2924/13091 , H01L2924/15192 , H01L2924/15311 , H01L2924/3011 , H01L2924/00 , H01L2224/0401
摘要： An electronic circuit device, wherein disposed on a high density board (2) are a microcomputer (3) and a random access memory (7) which are connected by an exclusive memory bus (12) to allow high speed data transfer, and also mounted thereon is a programmable device (8) typified by FPGA as a variable logic circuit, the microcomputer having mounted thereon a nonvolatile memory (16) capable of having an operation program for the microcomputer electrically rewritten thereon. The high density board has external terminals for packaging on its bottom surface and can be packaged on a mother board as in the case of a system-on-chip type multi-chip module. Setting a desired logic function on the programmable device makes it possible to simulate a function to be executed mainly for hardware by the electronic circuit device, and writing an operation program in the nonvolatile memory makes it possible to simulate a function to be executed mainly by software. This contributes to facilitation of debugging in early stages of system development, realization of a proto type system, and shortening of a period from development, trial production to commercialization.
摘要翻译：设置在高密度板（2）上的电子电路装置是通过专用存储器总线（12）连接以实现高速数据传输的微型计算机（3）和随机存取存储器（7），并且还安装其上是作为可变逻辑电路的以FPGA为代表的可编程装置（8），其上安装有能够具有微型计算机的操作程序的非易失性存储器（16）。高密度板具有用于在其底表面上封装的外部端子，并且可以像片上系统型多芯片模块的情况一样封装在母板上。在可编程设备上设置所需的逻辑功能使得可以模拟由电子电路设备主要用于硬件执行的功能，并且将操作程序写入非易失性存储器使得可以模拟主要由软件执行的功能。这有助于在系统开发的初期阶段调试调试，实现原型系统，缩短从开发，试生产到商业化的时期。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式