会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明授权
    • Method of reusing a consumable part for use in a plasma processing apparatus
    • 重复使用等离子体处理装置中的消耗部件的方法
    • US08221579B2
    • 2012-07-17
    • US12813819
    • 2010-06-11
    • Nobuyuki NagayamaNaoyuki SatohKeiichi NagakuboKazuya Nagaseki
    • Nobuyuki NagayamaNaoyuki SatohKeiichi NagakuboKazuya Nagaseki
    • C23F1/00H01L21/306
    • H01L21/465C23C16/0227C23C16/325C23C16/4418H01J37/32467H01J37/32862
    • In a method of reusing a consumable part for use in a plasma processing apparatus, a silicon carbide (SiC) lump is formed by depositing SiC by chemical vapor deposition (CVD), and a consumable part for the plasma processing apparatus is manufactured by processing the SiC lump, the consumable part having a predetermined shape. A first plasma process is performed on a substrate by using the manufactured consumable part. A surface of the consumable part that has been eroded by the plasma process is subjected to a clean process for a specific period of time. SiC is deposited on the cleaned surface of the eroded consumable part by CVD. A consumable part having the predetermined shape is remanufactured by processing the eroded consumable part having the surface on which the SiC is deposited. A second plasma process is performed on a substrate by using the remanufactured consumable part.
    • 在重新使用等离子体处理装置中的消耗部件的方法中,通过化学气相沉积(CVD)沉积SiC形成碳化硅(SiC)块,并且通过将等离子体处理装置的消耗部件 SiC块,该消耗部件具有预定的形状。 通过使用制造的消耗部件在基板上进行第一等离子体处理。 已经被等离子体处理侵蚀的可消耗部件的表面经过一段干净的处理一段时间。 通过CVD将SiC沉积在被腐蚀的消耗部件的清洁表面上。 具有预定形状的消耗部件通过处理具有沉积SiC的表面的侵蚀的消耗部件来再制造。 通过使用再制造的消耗部件在基板上进行第二等离子体处理。
    • 42. 发明授权
    • Plasma etching method
    • 等离子蚀刻法
    • US07749914B2
    • 2010-07-06
    • US10960538
    • 2004-10-08
    • Masanobu HondaKazuya NagasekiHisataka Hayashi
    • Masanobu HondaKazuya NagasekiHisataka Hayashi
    • H01L21/302
    • H01J37/32688H01J2237/3347H01L21/31138H01L21/31144
    • The present invention is a plasma etching method including: an arranging step of arranging a pair of electrodes oppositely in a chamber and making one of the electrodes support a substrate to be processed in such a manner that the substrate is arranged between the electrodes, the substrate having an organic-material film; and an etching step of applying a high-frequency electric power to at least one of the electrodes to form a high-frequency electric field between the pair of the electrodes, supplying a process gas into the chamber to form a plasma of the process gas by means of the electric field, and plasma-etching the organic-material film of the substrate by means of the plasma partway in order to form a groove having a flat bottom. A frequency of the high-frequency electric power applied to the at least one of the electrodes is 50 to 150 MHz in the etching step.
    • 本发明是一种等离子体蚀刻方法,包括:将一对电极相对设置在室中并使其中一个电极以使基板布置在电极之间的方式支撑待加工基板的布置步骤,基板 具有有机材料膜; 以及蚀刻步骤,向所述电极中的至少一个施加高频电力,以在所述一对电极之间形成高频电场,将处理气体供应到所述室中以形成所述处理气体的等离子体,以通过 电场的方法,以及通过等离子体中途等离子体刻蚀基板的有机材料膜以形成具有平坦底部的凹槽。 在蚀刻步骤中,施加到至少一个电极的高频电力的频率为50〜150MHz。
    • 44. 发明授权
    • Plasma etching method
    • 等离子蚀刻法
    • US07344652B2
    • 2008-03-18
    • US11487516
    • 2006-07-17
    • Kazuya NagasekiTakanori MimuraHiroki Miyajima
    • Kazuya NagasekiTakanori MimuraHiroki Miyajima
    • H01L21/00B44C1/22
    • H01L21/67069H01J37/32623H01L21/3065H01L21/3081H01L21/3083
    • An etching method for forming a recess (220) having an opening dimension (R) of millimeter order in an object (212) to be etched such as a semiconductor wafer. A mask (214) having an opening corresponding to the recess (220) is formed on the object (212). The object (212) with the mask (214) is placed in a processing vessel for plasma etching and etched in it using a plasma. The material of the portion around the opening of the mask (214) is the same as the material, for example, silicon of the object (212). Hence, the recess (220) can be so formed as not to form a sub-trench shape (a shape formed by etching the periphery of which is deeper than the center) substantially in the bottom (222).
    • 一种蚀刻方法,用于在被蚀刻的物体(212)中形成具有毫米级的开口尺寸(R)的凹部(220),例如半导体晶片。 在物体(212)上形成具有对应于凹部(220)的开口的面罩(214)。 将具有掩模(214)的物体(212)放置在用于等离子体蚀刻的处理容器中,并使用等离子体蚀刻在其中。 掩模(214)的开口周围部分的材料与物体(212)的材料(例如硅)相同。 因此,凹部(220)可以形成为不形成基本上在底部(222)中形成副沟槽形状(通过蚀刻其周边比中心更深的形状形成的形状)。
    • 49. 发明授权
    • Semiconductor device and method of manufacturing the same
    • 半导体装置及其制造方法
    • US07084005B2
    • 2006-08-01
    • US10855889
    • 2004-05-28
    • Katsuya OkumuraKoji MaruyamaKazuya NagasekiAkiteru Rai
    • Katsuya OkumuraKoji MaruyamaKazuya NagasekiAkiteru Rai
    • H01L21/44H01L21/48H01L21/50
    • H01L21/76898H01L23/481H01L2924/0002H01L2924/00H01L2924/00012
    • The present invention relates to a semiconductor device in which an electrode of a device formed on a substrate such as a semiconductor wafer and an electrode of a wiring structure such as an interposer are connected to each other through a connecting electrode extending through the substrate, and a method of manufacturing the same. A semiconductor device according to the present invention includes a first substrate including a front surface and a back surface, a first device having a first electrode being formed on the front surface; and a wiring structure formed with a second electrode, the wiring structure having a principal surface. The first electrode of the first device and the second electrode of the wiring structure are connected to each other by a connecting electrode extending through the first substrate from the front surface to the back surface thereof. Substantially all the back surface of the first substrate is bonded to the principal surface of the wiring structure. A dielectric film formed between the first substrate and the wiring structure may be an adhesive layer.
    • 本发明涉及一种半导体器件,其中形成在诸如半导体晶片的基板上的器件的电极和诸如中介层之类的布线结构的电极通过延伸穿过衬底的连接电极相互连接, 其制造方法。 根据本发明的半导体器件包括:第一衬底,其包括前表面和后表面;第一器件,具有形成在前表面上的第一电极; 以及形成有第二电极的布线结构,所述布线结构具有主表面。 第一器件的第一电极和布线结构的第二电极通过从第一衬底的前表面延伸到后表面的连接电极彼此连接。 基本上所有的第一基板的所有后表面被结合到布线结构的主表面。 形成在第一基板和布线结构之间的电介质膜可以是粘合剂层。