专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2007047058A2 SEMICONDUCTOR DIE HAVING A PROTECTIVE PERIPHERY REGION AND METHOD FOR FORMING 审中-公开
标题翻译：具有保护性周边区域的半导体器件和形成方法
公开(公告)号：WO2007047058A2
公开(公告)日：2007-04-26
申请号：PCT/US2006037898
申请日：2006-09-27
申请人： FREESCALE SEMICONDUCTOR INC , YUAN YUAN , LEE CHU-CHUNG , TRAN TU-ANH N , WINEBARGER PAUL M
发明人： YUAN YUAN , LEE CHU-CHUNG , TRAN TU-ANH N , WINEBARGER PAUL M
IPC分类号： B23B19/00
CPC分类号： H01L23/585 , H01L2924/0002 , H01L2924/00
摘要： A die (10) for an integrated circuit comprising an active area (22) is provided. The die (10) may further comprise a first ring (12) in a peripheral region of the die (10) at least partially surrounding the active area (22), wherein the first ring (12) may comprise a plurality of polygon shaped cells (32, 36). The die (10) may further comprise a second ring (14) surrounding the first ring (12), wherein the second ring (14) may comprise a plurality of polygon shaped cells (32, 36).
摘要翻译：提供了一种用于包括有源区域（22）的集成电路的管芯（10）。模具（10）还可以包括至少部分地围绕有源区域（22）的模具（10）的周边区域中的第一环（12），其中第一环（12）可以包括多个多边形形状的单元（32,36）。模具（10）还可以包括围绕第一环（12）的第二环（14），其中第二环（14）可以包括多个多边形形状的单元（32,36）。

2. 发明申请

WO2006115576A2 SEMICONDUCTOR DIE EDGE RECONDITIONING 审中-公开
公开(公告)号：WO2006115576A2
公开(公告)日：2006-11-02
申请号：PCT/US2006006418
申请日：2006-02-23
申请人： FREESCALE SEMICONDUCTOR INC , YUAN YUAN , HESS KEVIN J , LEE CHU-CHUNG , TRAN TU-ANH , WOOSLEY ALAN H
发明人： YUAN YUAN , HESS KEVIN J , LEE CHU-CHUNG , TRAN TU-ANH , WOOSLEY ALAN H
IPC分类号： H01L23/48
CPC分类号： H01L23/3185 , H01L21/78 , H01L23/3128 , H01L24/48 , H01L2224/48091 , H01L2224/48227 , H01L2224/8592 , H01L2924/00014 , H01L2924/01019 , H01L2924/01079 , H01L2924/09701 , H01L2924/14 , H01L2924/15153 , H01L2924/15165 , H01L2924/15311 , H01L2924/1532 , H01L2924/181 , H01L2924/00 , H01L2924/00012 , H01L2224/45099 , H01L2224/45015 , H01L2924/207
摘要： An integrated circuit (10) has a semiconductor substrate (12) and an interconnect layer (14) that mechanically relatively weak and susceptible to cracks and delamination. In the formation of the integrated circuit from a semiconductor wafer, a cut (26) is made through the interconnect layer (14) to form an edge of the interconnect layer. This cut may continue completely through the wafer thickness or stop short of doing so. In either case, after cutting through the interconnect layer, a reconditioning layer (30) is formed on the edge of the interconnect layer. This reconditioning layer seals the existing cracks and delaminations and inhibits the further delamination or cracking of the interconnect layer. The sealing layer may be formed, for example, before the cut through the wafer, after the cut through the wafer but before any packaging, or after performing wirebonding between the interconnect layer and an integrated circuit package.
摘要翻译：集成电路（10）具有半导体衬底（12）和机械相对较弱并易于发生裂纹和分层的互连层（14）。在从半导体晶片形成集成电路时，通过互连层（14）制成切口（26），以形成互连层的边缘。该切割可以完全延续晶片厚度，或者停止这样做。在任一情况下，在切穿互连层之后，在互连层的边缘上形成再生层（30）。该修复层密封现有的裂纹和分层，并且抑制互连层的进一步分层或破裂。密封层可以例如在经过晶片切割之后，经过晶片切割之后，但在任何包装之前，或者在互连层和集成电路封装之间进行引线键合之后形成。

3. 发明申请

WO2005101418A3 STATE RETENTION WITHIN A DATA PROCESSING SYSTEM 审中-公开
标题翻译：在数据处理系统中的状态保持
公开(公告)号：WO2005101418A3
公开(公告)日：2007-08-09
申请号：PCT/US2005010027
申请日：2005-03-24
申请人： FREESCALE SEMICONDUCTOR INC , PADHYE MILIND P , CHUN CHRISTOPHER K Y , YUAN YUAN , GUPTA SANJAY
发明人： PADHYE MILIND P , CHUN CHRISTOPHER K Y , YUAN YUAN , GUPTA SANJAY
IPC分类号： H03K3/289 , G11C5/14 , G11C11/00
CPC分类号： G11C5/147
摘要： Power consumption may be reduced through the use of power gating in which power is removed from circuit blocks or portions of circuit blocks in order to reduce leakage current. One embodiment uses a modified state retention flip-flop capable of retaining state when power is removed or partially removed from the circuit. Another embodiment uses a modified state retention buffer capable of retaining state when power is removed or partially removed from the circuit. The state retention flip-flop and buffer may be used to allow for state retention while still reducing leakage current. Also disclosed are various methods of reducing power and retaining state using, for example, the state retention flip-flops and buffers. For example, software, hardware, or a combination of software and hardware methods may be used to enter a deep sleep or idle mode while retaining state.
摘要翻译：通过使用从电路块或电路块的一部分去除功率的功率门控，可以降低功耗，以减少漏电流。一个实施例使用修改的状态保持触发器，其能够在电力被去除或部分地从电路中移除时保持状态。另一实施例使用修改状态保持缓冲器，其能够在电力被去除或部分地从电路中移除时保持状态。状态保持触发器和缓冲器可以用于允许状态保持同时仍然减少漏电流。还公开了使用例如状态保持触发器和缓冲器来降低功率和保持状态的各种方法。例如，软件，硬件或软件和硬件方法的组合可以用于在保持状态的同时进入深度睡眠或空闲模式。

4. 发明申请

WO2006049737A3 A NEW THERMALLY ENHANCED MOLDED PACKAGE FOR SEMICONDUCTORS 审中-公开
标题翻译：一种新的热成型半导体封装
公开(公告)号：WO2006049737A3
公开(公告)日：2007-05-03
申请号：PCT/US2005034263
申请日：2005-09-27
申请人： FREESCALE SEMICONDUCTOR INC , YUAN YUAN , JOINER BENNETT , LEE CHUCHUNG
发明人： YUAN YUAN , JOINER BENNETT , LEE CHUCHUNG
IPC分类号： H01L23/34
CPC分类号： H01L23/3128 , H01L23/4334 , H01L24/48 , H01L24/73 , H01L25/0655 , H01L2224/16 , H01L2224/16225 , H01L2224/32225 , H01L2224/48091 , H01L2224/48227 , H01L2224/73253 , H01L2224/73265 , H01L2924/00014 , H01L2924/10253 , H01L2924/14 , H01L2924/15311 , H01L2924/16152 , H01L2924/181 , H01L2924/00012 , H01L2924/00 , H01L2224/0401 , H01L2224/45099 , H01L2224/45015 , H01L2924/207
摘要： Integrated circuit packaging with improved thermal transmission from the integrated circuit (12) heat source to the exterior of the packaging (34). Improved packaging employs a compressive interposer (52) which allows for greater manufacturability of the packaged integrated circuit parts. Additionally different shaped compressive interposers are described.
摘要翻译：集成电路封装，具有从集成电路（12）热源到包装外部（34）的热传输。改进的封装使用压缩插入件（52），其允许封装的集成电路部件的更大的可制造性。另外描述了不同形状的压缩插入件。

5. 发明申请

WO2013066567A3 GENERATING TRANSMISSION SCHEDULES 审中-公开
标题翻译：生成传输时间表
公开(公告)号：WO2013066567A3
公开(公告)日：2013-07-11
申请号：PCT/US2012059025
申请日：2012-10-05
申请人： GOOGLE INC , YUAN YUAN , GOSSETT PHILIP C , GAYSINSKY ALEX
发明人： YUAN YUAN , GOSSETT PHILIP C , GAYSINSKY ALEX
IPC分类号： H04L12/54 , H04W72/12
CPC分类号： H04L47/626 , H04L47/12 , H04W28/06 , H04W72/04 , H04W72/1252 , H04W72/1268 , H04W72/1289 , H04W84/18
摘要： In general, the subject matter described in this specification can be embodied in methods, systems, and program products for generating a schedule to transmit data on a network. The method includes accessing information that identifies a quantity of data that a particular client device has designated for transmission. The method includes determining, using the information that identifies the quantity of data for each of multiple client devices, a first schedule that identifies a subset of packet time segments, from a frame that includes packet time segments, during which a first client device is permitted to transmit data to the computing system. The first client device is one of the multiple client devices. The information includes transmitting the first schedule. The schedule includes receiving a transmission of data from the first client device during the identified subset of packet time segments in accordance with the schedule.
摘要翻译：通常，本说明书中描述的主题可以体现在用于生成在网络上传输数据的调度的方法，系统和程序产品中。该方法包括访问标识特定客户端设备已经指定用于传输的数据量的信息。该方法包括使用标识每个多个客户机设备的数据量的信息来确定从包括分组时间段的帧中识别分组时间段的子集的第一调度，在该时间段期间允许第一客户端设备以将数据传输到计算系统。第一个客户端设备是多个客户端设备之一。信息包括发送第一个进度表。该调度包括根据该调度在所识别的分组时间段子集期间从第一客户端设备接收数据的传输。

6. 发明申请

WO2012047895A2 SEARCH CHANGE MODEL 审中-公开
标题翻译：搜索变更模型
公开(公告)号：WO2012047895A2
公开(公告)日：2012-04-12
申请号：PCT/US2011054777
申请日：2011-10-04
申请人： GOOGLE INC , CHAN DAVID XI-KUAN , GERSHONY ORI , KOEHLER JAMES R , PASCOVICI ANDREI , SILVERSTEIN JIAN L , YUAN YUAN
发明人： CHAN DAVID XI-KUAN , GERSHONY ORI , KOEHLER JAMES R , PASCOVICI ANDREI , SILVERSTEIN JIAN L , YUAN YUAN
IPC分类号： G06Q30/00
CPC分类号： G06Q30/0241
摘要： Systems, methods and computer program products for determining lost opportunities resulting from changes to advertising spending are described. To assist advertisers in evaluating and allocating a proper budget to advertising, an analyzer can be used to develop an analytical model that gathers data pertaining to the incremental value of search advertising. (e.g., the true cost of the additional click lost or gained), which can be presented to the advertisers when changes have been made/proposed to the advertiser's advertising spending. The analyzer can detect large changes in advertising spending, and indicate (e.g., by prediction) how many total clicks were lost or gained as a result of the change in advertising spending to allow the advertisers to visualize the impact to changes in advertising spending, and determine when to decrease advertising budget on ads that yield low return-on-investment or to increase advertising budget to maximize the effectiveness of an active ad campaign.
摘要翻译：描述了用于确定由广告支出变化导致的失去机会的系统，方法和计算机程序产品。为了帮助广告客户评估和分配适当的广告预算，分析器可用于开发收集与搜索广告增量价值有关的数据的分析模型。（例如，额外点击丢失或获得的真实成本），当广告客户的广告支出进行更改/提出后，可以向广告客户显示。分析仪可以检测广告支出的巨大变化，并指出（例如，通过预测）由于广告支出变化导致的广告点击次数损失或获得的总点击数量，允许广告客户将广告支出变化的影响视为可视化; 确定何时降低投资回报率低的广告的广告预算，或增加广告预算以最大限度地提高有效广告系列的有效性。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式