会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 32. 发明申请
    • PROTOCOL PROCESSOR
    • 协议处理器
    • WO2003017620A1
    • 2003-02-27
    • PCT/US2002/024050
    • 2002-07-23
    • SUN MICROSYSTEMS, INC.
    • POGGIO, AndrewHEJZA, LeoHENDEL, Ariel
    • H04L29/06
    • H04L49/9026H04L47/62H04L49/90H04L49/9057H04L49/9073H04L69/22H04L69/28
    • A protocol processor is a specialized processor dedicated to extracting data (i.e., a payload) from an incoming communication (e.g., packet) and configuring outgoing data for transmission, and includes one or more protocol processing elements (PPE). Each PPE may be programmed to handle any set of communication protocols, and includes a set of large registers (e.g., 128 bytes, 256 bytes). A PPE also includes a parse unit for parsing packets to retrieve certain information and a lookup unit for accessing a control block indicating how to process an incoming packet or outgoing payload. A modification unit removes headers from incoming packets and/or adds them to outgoing data. A timer unit manages a large number of timers (e.g., for different communication streams). A control block cache may store recently accessed control blocks, and a data streaming unit streams packets (or packet portions) into and out of the registers.
    • 协议处理器是专用于从输入通信(例如,分组)提取数据(即,有效载荷)并配置用于传输的输出数据的专用处理器,并且包括一个或多个协议处理元件(PPE)。 每个PPE可以被编程为处理任何一组通信协议,并且包括一组大寄存器(例如,128字节,256字节)。 PPE还包括用于解析分组以检索某些信息的解析单元和用于访问指示如何处理输入分组或传出有效载荷的控制块的查找单元。 修改单元从输入数据包中删除头文件和/或将其添加到传出数据。 定时器单元管理大量的定时器(例如,用于不同的通信流)。 控制块高速缓存可以存储最近访问的控制块,并且数据流单元将分组(或分组部分)流入和移出寄存器。
    • 34. 发明申请
    • REDUCED HARDWARE NETWORK ADAPTER AND COMMUNICATION METHOD
    • 减少硬件网络适配器和通信方法
    • WO01022690A1
    • 2001-03-29
    • PCT/US2000/040775
    • 2000-08-30
    • H04L12/28G06F13/38H04L12/413H04L12/56H04L13/08H04L29/06G06F13/12
    • H04L12/413G06F13/385H04L12/40013H04L12/40032H04L49/90H04L49/9073Y02D10/14Y02D10/151
    • The present invention provides a network interface adapter for connecting a client computer to a computer network that includes a reduced hardware media access controller (MAC) coupled through a physical interface (PHY) to the network physical link. A significant portion of the MAC functionality is implemented as software within the processor of the host client computer. The hardware portion of the preferred MAC implementation provides memory for buffering communications between the PHY and the client computer. The preferred hardware aspects of a MAC in accordance with the present invention also includes a register interface for register-driven communications between the hardware portion of the MAC and the software portions of the MAC implemented within the client computer. By implementing most of the MAC functionality in software within the host computer, the preferred MAC provides lower cost, lower power consumption, and generally greater flexibility.
    • 本发明提供了一种用于将客户计算机连接到计算机网络的网络接口适配器,计算机网络包括通过物理接口(PHY)耦合到网络物理链路的简化硬件媒体访问控制器(MAC)。 MAC功能的重要部分被实现为主机客户端计算机的处理器内的软件。 优选MAC实现的硬件部分提供用于缓冲PHY和客户端计算机之间的通信的存储器。 根据本发明的MAC的优选硬件方面还包括用于在MAC的硬件部分和在客户端计算机内实现的MAC的软件部分之间的寄存器驱动通信的寄存器接口。 通过在主计算机内的软件中实现大多数MAC功能,优选的MAC提供了较低的成本,更低的功耗和更大的灵活性。
    • 35. 发明申请
    • METHOD AND APPARATUS FOR AVOIDING PACKET REORDERING IN MULTIPLE-PRIORITY QUEUES
    • 用于避免多重优先级队列中的分组重写的方法和装置
    • WO0060808A3
    • 2001-01-04
    • PCT/US0008779
    • 2000-04-03
    • KOODLI RAJEEV
    • KOODLI RAJEEV
    • H04L12/56H04L29/06
    • H04L49/901H04L47/13H04L47/50H04L47/6215H04L47/623H04L49/9073
    • A method and apparatus for avoiding packet reordering in multiple-class, multiple-priority networks. The present invention provides a queue implementation technique that can be used in multiple-class, multiple-priority networks such as Differentiated Services networks to ensure that packets are serviced without reordering. The queue implementation technique maintains performance isolation between different classes under some scheduling disciplines and can identify scheduling disciplines which do not degrade the performance seen by the lower priority traffic classes. The system includes a first queue for receiving packets associated with a first traffic class, the packets being arranged in the first queue as in-profile packets and out-profile packets and a second queue for storing pointers associated with the out-profile packets, wherein the packets in the first queue comprise doubly-linking, and the pointers associated with the out-profile packets in the second queue point to corresponding out-profile packets in the first queue as well as to a previous and next element in the second queue.
    • 一种用于在多类,多优先级网络中避免分组重排序的方法和装置。 本发明提供了可以在诸如差分服务网络的多等级,多优先级网络中使用的队列实现技术,以确保分组在不重新排序的情况下被服务。 队列实现技术在某些调度规则下维护不同类之间的性能隔离,并且可以识别不降低优先级较低的流量类所看到的性能的调度规则。 该系统包括用于接收与第一业务类相关联的分组的第一队列,所述分组被布置在第一队列中作为简档分组和外部分组分组,以及第二队列,用于存储与外部分组分组相关联的指针,其中 第一队列中的分组包括双向链接,并且与第二队列中的外播分组相关联的指针指向第一队列中的对应外部分组分组以及第二队列中的前一个和下一个元素。
    • 39. 发明申请
    • PREVENTING A SOURCE FROM BECOMING A DESTINATION PORT IN A MULTI-PORT BRIDGE
    • 防止来自多个港口桥梁的目的地港口的来源
    • WO9914892A3
    • 1999-09-02
    • PCT/US9818769
    • 1998-09-09
    • SONY ELECTRONICS INCVASA SURESH L
    • VASA SURESH L
    • H04L12/18H04L12/40H04L12/42H04L12/46H04L12/56H04L12/44
    • H04L49/9057H04L12/18H04L12/462H04L47/10H04L47/135H04L47/30H04L49/102H04L49/201H04L49/351H04L49/90H04L49/901H04L49/9073H04L49/9089
    • A selection technique for filtering packets in a multi-port bridge (20) for a local area network, thus, preventing a source port for a packet from becoming a destination port for the packet. The bridge includes a memory (200) for storing packets and a plurality of ports(104-112). Each port includes a receive buffer (316) , a transmit buffer (318) and a memory pointer buffer (306). A packet is received by the receive buffer of a port. As the packet is still being received, a look-up table (204) is utilized to determine which one or ones of the plurality of ports are the appropriate destination ports for the packets. Each of the ports is assigned a respective one of the signal lines (102A) of the communication bus (102). A product of utilizing the look-up tables is referred to as a bit-map of the destination ports for the packet. The bit-map includes a logic level for each signal line assigned to a port wherein the logic level is indicative of whether the corresponding port is a destination port for the packet. The bit-map is placed on the communication bus which is monitored by each port. If the source port is designated as a destination port in the bit-map, this indicates that the source and destination nodes are on the same segment of the network (intra-segment communication). From the bit map, the source port also determines whether any other port is designated as a destination for the packet. If no other port is designated as a destination, the source port discards the incoming packet, thus filtering the packet. If, however, any other port is also designated as a destination for the packet, the source port continues receiving the packet for transmission by such other port.
    • 一种用于对用于局域网的多端口网桥(20)中的分组进行过滤的选择技术,从而防止分组的源端口成为分组的目的端口。 桥包括用于存储分组的存储器(200)和多个端口(104-112)。 每个端口包括接收缓冲器(316),发送缓冲器(318)和存储器指针缓冲器(306)。 端口的接收缓冲区接收到一个数据包。 当分组仍然被接收时,使用查找表(204)来确定多个端口中的哪个或哪个端口是分组的适当的目的地端口。 为每个端口分配通信总线(102)的信号线(102A)中的相应一个。 使用查找表的产品被称为分组的目的地端口的位图。 位图包括分配给端口的每个信号线的逻辑电平,其中逻辑电平指示对应端口是否是分组的目的端口。 位图放置在由每个端口监视的通信总线上。 如果源端口被指定为位映射中的目标端口,则表示源节点和目标节点位于网络的同一段(段内通信)。 源端口还确定是否将任何其他端口指定为数据包的目的地。 如果没有指定其他端口作为目的地,则源端口将丢弃该报文,从而过滤报文。 然而,如果任何其他端口也被指定为分组的目的地,则源端口继续接收该分组以由该另一端口传输。
    • 40. 发明申请
    • METHOD AND DEDICATED FRAME BUFFERS FOR RECEIVING FRAMES
    • 用于接收框架的方法和专用框架缓冲器
    • WO99026151A1
    • 1999-05-27
    • PCT/US1998/024536
    • 1998-11-17
    • G06F13/12G06F3/00G06F3/06G06F11/08G06F11/10G06F11/20G06F13/00G06F13/10G06F13/14G06F13/368G11B5/012H03M13/09H04L1/00H04L1/24H04L12/42H04L12/56
    • H04L1/0061G06F3/0619G06F3/0656G06F3/0689G06F11/1004G06F11/2007G06F13/368G11B5/012H04L1/246H04L12/42H04L45/02H04L45/12H04L45/48H04L49/90H04L49/901H04L49/9031H04L49/9073
    • Dedicated receive buffers for receiving non-data frames are provided for each port of a two-port node in a fibre-channel arbitrated-loop serial communications channel design. The improved communications channel system and method includes a channel node having dual ports each supporting a communications channel, both ports interfaced from a single interface chip, and a dedicated on-chip frame buffer located on the chip for receiving frames. The dedicated on-chip frame buffer includes two inbound non-data buffers (53, 53'), one coupled to each of two ports, wherein inbound non-data frames from each port are received into the respective inbound non-data buffer. The system further includes an off-chip buffer, wherein received non-data frames are received into one of the non-data-frame buffers and transferred from the non-data-frame buffer to the off-chip buffer. A data-frame buffer (55) is operatively coupled to both ports to receive data frames from the ports, and move the data frames to the off-chip buffer. In addition, a method for receiving frames using the dedicated buffer is described.
    • 在光纤信道仲裁环路串行通信设计中,为双端口节点的每个端口提供用于接收非数据帧的专用接收缓冲器。 改进的通信信道系统和方法包括具有双端口的信道节点,每个端口支持通信信道,从单个接口芯片接口的两个端口以及位于芯片上用于接收帧的专用片上帧缓冲器。 专用片上帧缓冲器包括两个入站非数据缓冲器(53,53'),一个耦合到两个端口中的每一个,其中来自每个端口的入站非数据帧被接收到相应的入站非数据缓冲器中。 该系统还包括片外缓冲器,其中接收到的非数据帧被接收到非数据帧缓冲器之一并从非数据帧缓冲器传送到片外缓冲器。 数据帧缓冲器(55)可操作地耦合到两个端口以从端口接收数据帧,并将数据帧移动到片外缓冲器。 此外,描述了使用专用缓冲器来接收帧的方法。