会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method for forming anti-reflective coating layer with enhanced film thickness uniformity
    • 用于形成具有增强的膜厚均匀性的抗反射涂层的方法
    • US06323141B1
    • 2001-11-27
    • US09541485
    • 2000-04-03
    • Szu-Au WuChun-Ching TsanWen-Kung ChengYing-Lang Wang
    • Szu-Au WuChun-Ching TsanWen-Kung ChengYing-Lang Wang
    • H01L2131
    • H01L21/3145C23C16/24C23C16/402H01L21/02164H01L21/02211H01L21/02274H01L21/0276H01L21/28123H01L21/31612H01L21/32137H01L21/32139
    • A method for forming a patterned reflective layer first employs a substrate. There is then formed over the substrate a blanket reflective layer. There is then formed upon the blanket reflective layer an anti-reflective coating (ARC) layer formed employing a plasma enhanced chemical vapor deposition (PECVD) method employing a deposition gas composition comprising silane, nitrous oxide and argon. There is then formed upon the blanket anti-reflective coating (ARC) layer a blanket photoresist layer. There is then photoexposed and developed the blanket photoresist layer to form a patterned photoresist layer. There is then etched, while employing a first etch method, the blanket anti-reflective coating (ARC) layer to form a patterned anti-reflective coating (ARC) layer while employing the patterned photoresist layer as a first etch mask layer. Finally, there is then etched, while employing a second etch method, the blanket reflective layer to form the patterned reflective layer while employing at least the patterned anti-reflective coating (ARC) layer as a second etch mask layer.
    • 用于形成图案化反射层的方法首先采用基板。 然后在衬底上形成覆盖层反射层。 然后在毯反射层上形成使用采用包含硅烷,一氧化二氮和氩的沉积气体组合物的等离子体增强化学气相沉积(PECVD)方法形成的抗反射涂层(ARC)层。 然后在橡皮布抗反射涂层(ARC)层上形成覆盖光致抗蚀剂层。 然后,将曝光的光刻胶照射并显影,以形成图案化的光致抗蚀剂层。 然后,在采用第一蚀刻方法的情况下,使用覆盖层抗反射涂层(ARC)层,同时使用图案化的光致抗蚀剂层作为第一蚀刻掩模层,来形成图案化的抗反射涂层(ARC)层。 最后,在采用第二蚀刻方法的同时,使用至少图案化的抗反射涂层(ARC)层作为第二蚀刻掩模层,同时使用第二蚀刻方法来蚀刻,以形成图案化的反射层。
    • 2. 发明授权
    • Methods to improve copper-fluorinated silica glass interconnects
    • 改善铜氟化石英玻璃互连的方法
    • US6136680A
    • 2000-10-24
    • US489498
    • 2000-01-21
    • Jane-Bai LaiChung-Shi LiuTien-I BaoSyun-Ming JangChung-Long ChangHui-Ling WangSzu-An WuWen-Kung ChengChun-Ching TsanYing-Lang Wang
    • Jane-Bai LaiChung-Shi LiuTien-I BaoSyun-Ming JangChung-Long ChangHui-Ling WangSzu-An WuWen-Kung ChengChun-Ching TsanYing-Lang Wang
    • H01L21/02H01L21/3105H01L21/321H01L21/768H01L21/44H01L21/4763
    • H01L21/76825H01L21/02074H01L21/3105H01L21/3212H01L21/76826H01L21/76834H01L21/7684H01L21/76883
    • A method of forming an interconnect, comprising the following steps. A semiconductor structure is provided that has an exposed first metal contact and a dielectric layer formed thereover. An FSG layer having a predetermined thickness is then formed over the dielectric layer. A trench, having a predetermined width, is formed within the FSG layer and the dielectric layer exposing the first metal contact. A barrier layer, having a predetermined thickness, may be formed over the FSG layer and lining the trench side walls and bottom. A metal, preferably copper, is then deposited on the barrier layer to form a copper layer, having a predetermined thickness, over said barrier layer covered FSG layer, filling the lined trench and blanket filling the barrier layer covered FSG layer. The copper layer, and the barrier layer on said upper surface of said FSG layer, are planarized, exposing the upper surface of the FSG layer and forming a planarized copper filled trench. The FSG layer and planarized copper filled trench are then processed by either: (1) annealing from about 400 to 450.degree. C. for about one hour, then either NH.sub.3 or H.sub.2 plasma treating; or (2) Ar.sup.+ sputtering to ion implant Ar.sup.+ to a depth of less than about 300 .ANG. in the fluorinated silica glass layer, whereby any formed Si--OH bonds and copper oxide (metal oxide) are removed. A dielectric cap layer, having a predetermined thickness, is then formed over the processed FSG layer and the planarized copper filled trench.
    • 一种形成互连的方法,包括以下步骤。 提供一种半导体结构,其具有暴露的第一金属触点和形成在其上的电介质层。 然后在电介质层上形成具有预定厚度的FSG层。 具有预定宽度的沟槽形成在FSG层内,并且介电层露出第一金属接触。 具有预定厚度的阻挡层可以形成在FSG层之上并且衬在沟槽侧壁和底部。 然后将一种金属,优选铜沉积在阻挡层上,以形成具有预定厚度的铜层,超过所述阻挡层覆盖的FSG层,填充衬里的沟槽和覆盖填充阻挡层覆盖的FSG层的毯子。 所述FSG层的所述上表面上的铜层和阻挡层被平坦化,暴露出FSG层的上表面并形成平坦化的铜填充沟槽。 然后通过以下步骤之一处理FSG层和平坦化的铜填充沟槽:(1)从约400至450℃的退火约1小时,然后进行NH 3或H 2等离子体处理; 或者(2)在氟化石英玻璃层中,离子注入Ar +溅射至小于约300的深度,由此除去任何形成的Si-OH键和氧化铜(金属氧化物)。 然后在经处理的FSG层和平坦化的铜填充沟槽上形成具有预定厚度的电介质盖层。
    • 3. 发明授权
    • Method for improved cleaning in HDP-CVD process with reduced NF3 usage
    • 改善HDP-CVD工艺清洗方法,减少NF3使用的方法
    • US06584987B1
    • 2003-07-01
    • US09808929
    • 2001-03-16
    • Yi-Lung ChengChun-Ching TsanWen-Kung ChengYin-Lang Wang
    • Yi-Lung ChengChun-Ching TsanWen-Kung ChengYin-Lang Wang
    • B08B704
    • H01J37/32862B08B7/0035C23C16/4405Y10S438/905
    • A method for cleaning residual material from a chemical vapor deposition (CVD) apparatus in situ employing dry etching. There is first employed a high density plasma chemical vapor deposition (HDP-CVD) method to deposit layers of silicon oxide material upon substrates within a chemical vapor deposition reactor apparatus. After removal of substrates, the reactor chamber is closed off. The interior of the reactor is then filled with a gas and a plasma formed therewithin, to which oxygen is added and the reactor allowed to come to an increased temperature and bake for a period of time. The reactor power is then turned off and the reactor evacuated. There is then carried out a normal cleaning step within the reactor chamber employing a reactive gas such as NF3, with greater cleaning efficiency due to the increased temperature caused by the baking step.
    • 一种从化学气相沉积(CVD)装置中原位采用干法蚀刻来清除残余物质的方法。 首先采用高密度等离子体化学气相沉积(HDP-CVD)方法在化学气相沉积反应器装置中的衬底上沉积氧化硅材料层。 在移除基板之后,关闭反应室。 然后将反应器的内部填充有在其中形成的气体和等离子体,向其中加入氧并使反应器升温并烘烤一段时间。 然后关闭反应堆功率,反应器排空。 然后,使用反应气体如NF3在反应器室内进行正常的清洗步骤,由于烘烤步骤引起的温度升高,清洗效率更高。
    • 6. 发明授权
    • Method of unloading substrates in chemical-mechanical polishing apparatus
    • 在化学机械抛光装置中卸载基板的方法
    • US06558228B1
    • 2003-05-06
    • US09439363
    • 1999-11-15
    • Wen-Kung ChengHung-Ju ChienJin-Chang ChenYing-Lang Wang
    • Wen-Kung ChengHung-Ju ChienJin-Chang ChenYing-Lang Wang
    • B24B4900
    • B24B37/30H01L21/30625
    • An improved and new process for separating a substrate from a wetted polishing pad in a CMP apparatus has been developed. Following CMP the polishing pad is wetted with a low surface tension liquid and the substrate is moved across the surface of the polishing pad to cause the interface between the substrate and the polishing pad to be wetted with the low surface tension liquid. The force required to cause separation of the substrate from the polishing pad wetted with said low surface tension liquid is reduced by a factor of about 10 to 30% and the breakage of fragile semiconductor wafer substrates during the unloading operation is markedly reduced. Suitable low surface tension liquids are water at a temperature between about 50° C. and 80° C., or solutions of water with long chain surfactants, such as poly-acrylate, poly-vinyl alcohol, butanol, pantanol or isopropol alcohol.
    • 已经开发了一种用于在CMP设备中从衬底浸渍的抛光垫分离衬底的改进和新的方法。 在CMP之后,抛光垫用低表面张力液体润湿,并且将衬底移动穿过抛光垫的表面,以使衬底和抛光垫之间的界面用低表面张力液体润湿。 导致基板与被所述低表面张力液体润湿的抛光垫分离所需的力降低约10%至30%,并且在卸载操作期间脆性半导体晶片基板的断裂显着降低。 合适的低表面张力液体是在约50℃至80℃之间的温度下的水,或水与长链表面活性剂如聚丙烯酸酯,聚乙烯醇,丁醇,金刚烷醇或异丙醇的溶液。
    • 9. 发明授权
    • Template for measuring edge width and method of using
    • 用于测量边缘宽度的模板和使用方法
    • US06499222B1
    • 2002-12-31
    • US09240414
    • 1999-01-29
    • Hung-Ju ChienYing-Hsiang ChenWen-Kung ChengYin-Lang Wang
    • Hung-Ju ChienYing-Hsiang ChenWen-Kung ChengYin-Lang Wang
    • G01B314
    • G01B3/14
    • A template for measuring the edge width on a disk that is not covered by a coating layer on a top surface of the disk and a method for using such template are disclosed. The template is made of a substantially transparent sheet that has a contour substantially the same as the contour of the disk to be measured. A series of marks are provided on a top surface of the sheet along a peripheral edge of the sheet at numerous predetermined distances from the peripheral edge. The marks may be provided in scribed thin lines, or the marks may be provided in scribed thin lines that are color coded for easier identification purpose. The present invention novel template can be most suitably used on a silicon wafer of any size. However, it can also be used on a disk of any shape or contour to produce the same desirable result.
    • 公开了一种用于测量不被盘顶表面上的涂层覆盖的盘上的边缘宽度的模板以及使用该模板的方法。 该模板由基本上透明的片材制成,其具有与要测量的盘的轮廓基本相同的轮廓。 沿着片材的周边边缘以距离周边边缘多个预定距离的方式,在片材的顶表面上提供一系列标记。 标记可以以划线的细线提供,或者标记可以以划线的细线提供,其颜色编码以便于识别目的。 本发明的新型模板可以最适用于任何尺寸的硅晶片。 然而,它也可以用于任何形状或轮廓的盘上以产生相同的期望结果。