专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US09059316B2 Structure and method for mobility enhanced MOSFETs with unalloyed silicide 有权
标题翻译：具有非合金化硅化物的迁移率增强型MOSFET的结构和方法
公开(公告)号：US09059316B2
公开(公告)日：2015-06-16
申请号：US13397860
申请日：2012-02-16
申请人： Yaocheng Liu , Dureseti Chidambarrao , Oleg Gluschenkov , Judson R. Holt , Renee T. Mo , Kern Rim
发明人： Yaocheng Liu , Dureseti Chidambarrao , Oleg Gluschenkov , Judson R. Holt , Renee T. Mo , Kern Rim
IPC分类号： H01L21/8238 , H01L21/768 , H01L21/84 , H01L27/12 , H01L29/66 , H01L29/78 , H01L27/32 , H01L29/165
CPC分类号： H01L21/823864 , H01L21/76886 , H01L21/823807 , H01L21/823814 , H01L21/84 , H01L27/1203 , H01L27/3279 , H01L29/165 , H01L29/665 , H01L29/6656 , H01L29/66628 , H01L29/66636 , H01L29/7848
摘要： While embedded silicon germanium alloy and silicon carbon alloy provide many useful applications, especially for enhancing the mobility of MOSFETs through stress engineering, formation of alloyed silicide on these surfaces degrades device performance. The present invention provides structures and methods for providing unalloyed silicide on such silicon alloy surfaces placed on semiconductor substrates. This enables the formation of low resistance contacts for both mobility enhanced PFETs with embedded SiGe and mobility enhanced NFETs with embedded Si:C on the same semiconductor substrate. Furthermore, this invention provides methods for thick epitaxial silicon alloy, especially thick epitaxial Si:C alloy, above the level of the gate dielectric to increase the stress on the channel on the transistor devices.
摘要翻译：虽然嵌入式硅锗合金和硅碳合金提供了许多有用的应用，特别是为了通过应力工程增强MOSFET的迁移率，在这些表面上形成合金化硅化物降低了器件性能。本发明提供了在放置在半导体衬底上的这种硅合金表面上提供非合金硅化物的结构和方法。这使得能够在具有嵌入式SiGe的迁移率增强的PFET和在同一半导体衬底上具有嵌入的Si：C的迁移率增强的NFET形成低电阻触点。此外，本发明提供了在栅极电介质的电平之上的厚外延硅合金，特别是厚的外延Si：C合金的方法，以增加晶体管器件上的沟道上的应力。

2. 发明授权

US07932144B2 Semiconductor structure and method of forming the structure 有权
标题翻译：半导体结构及其形成方法
公开(公告)号：US07932144B2
公开(公告)日：2011-04-26
申请号：US12685027
申请日：2010-01-11
申请人： Yaocheng Liu , Shreesh Narasimha , Katsunori Onishi , Kern Rim
发明人： Yaocheng Liu , Shreesh Narasimha , Katsunori Onishi , Kern Rim
IPC分类号： H01L21/8234
CPC分类号： H01L27/1203 , H01L21/26506 , H01L21/26513 , H01L21/28247 , H01L21/823807 , H01L21/823814 , H01L21/84 , H01L29/1045 , H01L29/1083 , H01L29/165 , H01L29/6653 , H01L29/66636 , H01L29/7843 , H01L29/7848
摘要： Disclosed are embodiments of an n-FET structure with silicon carbon S/D regions completely contained inside amorphization regions and with a carbon-free gate electrode. Containing carbon within the amorphization regions, ensures that all of the carbon is substitutional following re-crystallization to maximize the tensile stress imparted on channel region. The gate stack is capped during carbon implantation so the risk of carbon entering the gate stack and degrading the conductivity of the gate polysilicon and/or damaging the gate oxide is essentially eliminated. Thus, the carbon implant regions can be formed deeper. Deeper S/D carbon implants which are completely amorphized and then re-crystallized provide greater tensile stress on the n-FET channel region to further optimize electron mobility. Additionally, the gate electrode is uncapped during the n-type dopant process, so the n-type dopant dose in the gate electrode can be at least great as the dose in the S/D regions.
摘要翻译：公开了具有完全包含在非晶化区域内和具有无碳栅电极的硅碳S / D区域的n-FET结构的实施方案。在非晶化区域内含有碳，确保在再结晶后所有碳都是取代的，以最大限度地增加通道区域上施加的拉伸应力。在碳注入期间，栅极堆叠被封盖，从而基本上消除了碳进入栅极堆叠并降低栅极多晶硅的导电性和/或损坏栅极氧化物的风险。因此，可以更深地形成碳注入区域。完全非晶化然后再结晶的深S / D碳植入物在n-FET沟道区域上提供更大的拉伸应力，以进一步优化电子迁移率。此外，在n型掺杂剂处理期间，栅电极未被封装，因此栅电极中的n型掺杂剂剂量可以至少大于S / D区域中的剂量。

3. 发明授权

US07675118B2 Semiconductor structure with enhanced performance using a simplified dual stress liner configuration 失效
标题翻译：使用简化的双重应力衬垫配置提高性能的半导体结构
公开(公告)号：US07675118B2
公开(公告)日：2010-03-09
申请号：US11468958
申请日：2006-08-31
申请人： Dureseti Chidambarrao , Yaocheng Liu , William K. Henson
发明人： Dureseti Chidambarrao , Yaocheng Liu , William K. Henson
IPC分类号： H01L27/12
CPC分类号： H01L21/28097 , H01L21/7624 , H01L21/823807 , H01L21/823878 , H01L21/84 , H01L27/1203 , H01L29/045 , H01L29/4908 , H01L29/4975 , H01L29/665 , H01L29/66545 , H01L29/7843
摘要： A semiconductor structure including an nFET having a fully silicided gate electrode wherein a new dual stress liner configuration is used to enhance the stress in the channel region that lies beneath the gate electrode is provided. The new dual stress liner configuration includes a first stress liner that has an upper surface that is substantially planar with an upper surface of a fully silicided gate electrode of the nFET. In accordance with the present invention, the first stress liner is not present atop the nFET including the fully silicided gate electrode. Instead, the first stress liner of the present invention partially wraps around, i.e., surrounds the sides of, the nFET with the fully silicided gate electrode. A second stress liner having an opposite polarity as that of the first stress liner (i.e., of an opposite stress type) is located on the upper surface of the first stress liner as well as atop the nFET that contains the fully silicided FET. In accordance with the present invention, the first stress liner is a tensile stress liner and the second stress liner is a compressive stress liner.
摘要翻译：提供了包括具有完全硅化栅电极的nFET的半导体结构，其中使用新的双应力衬垫配置来增强位于栅电极下方的沟道区中的应力。新的双应力衬垫构造包括第一应力衬垫，其具有与nFET的完全硅化栅电极的上表面基本上平面的上表面。根据本发明，第一应力衬垫不存在于包括全硅化物栅电极的nFET顶部。相反，本发明的第一应力衬垫部分地包裹着nFET的侧面，即用完全硅化的栅电极包围nFET。具有与第一应力衬垫相反极性（即相反应力类型）的第二应力衬垫位于第一应力衬垫的上表面上以及位于包含完全硅化FET的nFET顶上。根据本发明，第一应力衬垫是拉伸应力衬垫，第二应力衬垫是压应力衬垫。

4. 发明授权

US07615435B2 Semiconductor device and method of manufacture 有权
标题翻译：半导体装置及其制造方法
公开(公告)号：US07615435B2
公开(公告)日：2009-11-10
申请号：US11830867
申请日：2007-07-31
申请人： Oleg Gluschenkov , Sameer Jain , Yaocheng Liu
发明人： Oleg Gluschenkov , Sameer Jain , Yaocheng Liu
IPC分类号： H01L21/8238
CPC分类号： H01L29/7847 , H01L21/26506 , H01L21/823807 , H01L21/823814 , H01L29/165 , H01L29/66636 , H01L29/7834 , H01L29/7848
摘要： A semiconductor device and method of manufacture and, more particularly, a semiconductor device having strain films and a method of manufacture. The device includes an embedded SiGeC layer in source and drain regions of an NFET device and an embedded SiGe layer in source and drain regions of a PFET device. The PFET device is subject to compressive strain. The method includes embedding SiGe in source and drain regions of an NFET device and implanting carbon in the embedded SiGe forming an SiGeC layer in the source and drain regions of the NFET device. The SiGeC is melt laser annealed to uniformly distribute the carbon in the SiGeC layer, thereby counteracting a strain generated by the embedded SiGe.
摘要翻译：一种半导体器件及其制造方法，特别是具有应变膜的半导体器件及其制造方法。器件在PFET器件的源极和漏极区域中包括在NFET器件的源极和漏极区域中的嵌入的SiGeC层和嵌入的SiGe层。 PFET器件承受压应变。该方法包括将SiGe嵌入到NFET器件的源极和漏极区域中，并且在嵌入的SiGe中注入碳，以在NFET器件的源极和漏极区域中形成SiGeC层。将SiGeC熔融激光退火以均匀分布SiGeC层中的碳，从而抵消由嵌入的SiGe产生的应变。

5. 发明授权

US07504309B2 Pre-silicide spacer removal 失效
标题翻译：预硅化物间隔物去除
公开(公告)号：US07504309B2
公开(公告)日：2009-03-17
申请号：US11548842
申请日：2006-10-12
申请人： Thomas W. Dyer , Sunfei Fang , Jiang Yan , Jun Jung Kim , Yaocheng Liu , Huilong Zhu
发明人： Thomas W. Dyer , Sunfei Fang , Jiang Yan , Jun Jung Kim , Yaocheng Liu , Huilong Zhu
IPC分类号： H01L21/336
CPC分类号： H01L29/665 , H01L21/32 , H01L29/6653 , H01L29/66545 , H01L29/6659
摘要： A method forms a gate conductor over a substrate, and simultaneously forms spacers on sides of the gate conductor and a gate cap on the top of the gate conductor. Isolation regions are formed in the substrate and the method implants an impurity into exposed regions of the substrate not protected by the gate conductor and the spacers to form source and drain regions. The method deposits a mask over the gate conductor, the spacers, and the source and drain regions. The mask is recessed to a level below a top of the gate conductor but above the source and drain regions, such that the spacers are exposed and the source and drain regions are protected by the mask. With the mask in place, the method then safely removes the spacers and the gate cap, without damaging the source/drain regions or the isolation regions (which are protected by the mask). Next, the method removes the mask and then forms silicide regions on the gate conductor and the source and drain regions.
摘要翻译：一种方法在衬底上形成栅极导体，同时在栅极导体的侧面和栅极导体的顶部上形成栅极盖。在衬底中形成隔离区域，并且该方法将杂质注入未被栅极导体和间隔物保护的衬底的暴露区域中以形成源区和漏区。该方法在栅极导体，间隔物以及源极和漏极区域上沉积掩模。掩模凹陷到栅极导体的顶部下方但在源极和漏极区域之上的水平面，使得间隔物被暴露，并且源极和漏极区域被掩模保护。在掩模就位的情况下，该方法然后安全地去除间隔物和栅极盖，而不损坏源极/漏极区域或隔离区域（被掩模保护）。接下来，该方法移除掩模，然后在栅极导体和源极和漏极区域上形成硅化物区域。

6. 发明申请

US20090050942A1 SELF-ALIGNED SUPER STRESSED PFET 有权
标题翻译：自对准超级应力PFET
公开(公告)号：US20090050942A1
公开(公告)日：2009-02-26
申请号：US11842437
申请日：2007-08-21
申请人： Yaocheng Liu , Zhijiong Luo , Huilong Zhu
发明人： Yaocheng Liu , Zhijiong Luo , Huilong Zhu
IPC分类号： H01L29/94 , H01L21/336
CPC分类号： H01L21/26506 , H01L21/268 , H01L29/1054 , H01L29/165 , H01L29/66545 , H01L29/6659 , H01L29/66636 , H01L29/7833
摘要： The embodiments of the invention comprise a self-aligned super stressed p-type field effect transistor (PFET). More specifically, a field effect transistor comprises a channel region comprising N-doped material and a gate above the channel region. The field effect transistor also includes a source region on a first side of the channel region and a drain region on a second side of the channel region opposite the first side. The source and drain regions each comprise silicon germanium, wherein the silicon germanium has structural indicia of epitaxial growth.
摘要翻译：本发明的实施例包括自对准超应力p型场效应晶体管（PFET）。更具体地，场效应晶体管包括包含N掺杂材料的沟道区和沟道区上方的栅。场效应晶体管还包括在沟道区的第一侧上的源极区域和与第一侧相对的沟道区域的第二侧上的漏极区域。源极和漏极区域各自包含硅锗，其中硅锗具有外延生长的结构标记。

7. 发明申请

US20080128712A1 RAISED STI STRUCTURE AND SUPERDAMASCENE TECHNIQUE FOR NMOSFET PERFORMANCE ENHANCEMENT WITH EMBEDDED SILICON CARBON 有权
标题翻译：用于具有嵌入式硅碳的NMOSFET性能增强的提高的结构和超级散射技术
公开(公告)号：US20080128712A1
公开(公告)日：2008-06-05
申请号：US12028191
申请日：2008-02-08
申请人： Ashima B. Chakravarti , Dureseti Chidambarrao , Judson R. Holt , Yaocheng Liu , Kern Rim
发明人： Ashima B. Chakravarti , Dureseti Chidambarrao , Judson R. Holt , Yaocheng Liu , Kern Rim
IPC分类号： H01L27/092 , H01L29/778
CPC分类号： H01L21/823864 , H01L21/76224 , H01L21/823807 , H01L21/823814 , H01L21/823878 , H01L29/165 , H01L29/66628 , H01L29/7843 , H01L29/7848
摘要： An embedded silicon carbon (Si:C) having a substitutional carbon content in excess of one percent in order to effectively increase electron mobility by application of tension to a channel region of an NFET is achieved by overfilling a gap or trench formed by transistor gate structures with Si:C and polishing an etching the Si:C to or below a surface of a raised gate structure in a super-Damascene process, leaving Si:C only in selected regions above the transistor source and drain, even though processes capable of depositing Si:C with sufficiently high substitutional carbon content are inherently non-selective.
摘要翻译：通过过度填充由晶体管栅极结构形成的间隙或沟槽，实现了通过向NFET的沟道区域施加张力来有效地增加电子迁移率的具有超过1％的取代碳含量的嵌入式硅碳（Si：C）用Si：C，并在超级马赛克法中抛光将Si：C蚀刻到升高的栅极结构的表面或之下，即使在晶体管源极和漏极之上的选定区域中仅保留Si：C，即使能够沉积具有足够高的替代碳含量的Si：C固有地是非选择性的。

8. 发明申请

US20070275532A1 OPTIMIZED DEEP SOURCE/DRAIN JUNCTIONS WITH THIN POLY GATE IN A FIELD EFFECT TRANSISTOR 审中-公开
标题翻译：优化的深度源/漏极结与场效应晶体管中的多晶栅
公开(公告)号：US20070275532A1
公开(公告)日：2007-11-29
申请号：US11420053
申请日：2006-05-24
申请人： Dureseti Chidambarrao , Yaocheng Liu , Kern Rim
发明人： Dureseti Chidambarrao , Yaocheng Liu , Kern Rim
IPC分类号： H01L21/336
CPC分类号： H01L21/26513 , H01L21/2658 , H01L21/823814 , H01L21/823864 , H01L29/6653 , H01L29/66545 , H01L29/6656
摘要： A semiconductor structure in which the poly depletion and parasitic capacitance problems with poly-Si gate are reduced is provided as well as a method of making the same. The structure includes a thin poly-Si gate and optimized deep source/drain doping. The method changes the sequence of the different implantations steps and makes it possible to fabricate the structure without having dose loss or doping penetration problems. In accordance with the present invention, a sacrificial hard mask capping layer is used to block the high energy implantation and a 3-1 spacer (off-set spacer, first spacer and second spacer) scheme is used to optimize the source/drain doping profile. With this approach, the dose implanted into the thin poly-Si gate can be increased while the deep source/drain implantation can be optimized without worrying about the penetration problem.
摘要翻译：提供了其中减少多晶硅栅极的多晶硅耗尽和寄生电容问题的半导体结构及其制造方法。该结构包括薄多晶硅栅极和优化的深源极/漏极掺杂。该方法改变了不同植入步骤的顺序，并且使得可以制造结构而没有剂量损失或掺杂渗透问题。根据本发明，牺牲硬掩模覆盖层用于阻挡高能量注入，并且使用3-1间隔物（偏置间隔物，第一间隔物和第二间隔物）方案来优化源极/漏极掺杂分布。通过这种方法，可以增加注入薄多晶硅栅极的剂量，同时可以优化深源/漏植入，而不用担心渗透问题。

9. 发明授权

US07273671B2 Fuel cell and method for making the same 失效
公开(公告)号：US07273671B2
公开(公告)日：2007-09-25
申请号：US09850203
申请日：2001-05-08
申请人： Yuji Saito , Jun Sasahara , Nariaki Kuriyama , Tadahiro Kubota , Toshifumi Suzuki , Yuji Isogai , Friedrich B. Prinz , Sang-Joon John Lee , Suk Won Cha , Yaocheng Liu , Ryan O'Hayre
发明人： Yuji Saito , Jun Sasahara , Nariaki Kuriyama , Tadahiro Kubota , Toshifumi Suzuki , Yuji Isogai , Friedrich B. Prinz , Sang-Joon John Lee , Suk Won Cha , Yaocheng Liu , Ryan O'Hayre
IPC分类号： H01M8/10 , H01M8/22
CPC分类号： H01M8/2404 , H01M4/8605 , H01M4/8885 , H01M8/1213 , H01M8/243 , H01M8/2475 , Y02P70/56
摘要： In a fuel cell comprising a tubular casing, an electrolyte layer received in the tubular casing, and a pair of gas diffusion electrodes interposing the electrolyte layer and defining a fuel gas passage and an oxidizing gas passage, respectively, each gas diffusion electrode is formed by stacking a plurality of layers of material therefor, for instance in the axial direction of the casing. Because the gas diffusion layers are formed layer by layer, components can be formed in highly fine patterns so that a highly compact tubular fuel cell can be achieved. Similarly, the dimensions of the various elements of the fuel cell can be controlled in a highly accurate manner. Also, the geometric arrangement can be changed at will in intermediate parts of each gas passage.

10. 发明授权

US07169498B2 Fuel cell and method for making the same 失效
标题翻译：燃料电池及其制造方法
公开(公告)号：US07169498B2
公开(公告)日：2007-01-30
申请号：US10449392
申请日：2003-06-02
申请人： Yuji Saito , Jun Sasahara , Nariaki Kuriyama , Tadahiro Kubota , Toshifumi Suzuki , Yuji Isogai , Friedrich B. Prinz , Sang-Joon John Lee , Suk Won Cha , Yaocheng Liu , Ryan O'Hayre
发明人： Yuji Saito , Jun Sasahara , Nariaki Kuriyama , Tadahiro Kubota , Toshifumi Suzuki , Yuji Isogai , Friedrich B. Prinz , Sang-Joon John Lee , Suk Won Cha , Yaocheng Liu , Ryan O'Hayre
IPC分类号： H01M8/10 , H01M4/88
CPC分类号： H01M8/2404 , H01M4/8605 , H01M4/8885 , H01M8/1213 , H01M8/243 , H01M8/2475 , Y02P70/56
摘要： In a fuel cell comprising a tubular casing, an electrolyte layer received in the tubular casing, and a pair of gas diffusion electrodes interposing the electrolyte layer and defining a fuel gas passage and an oxidizing gas passage, respectively, each gas diffusion electrode is formed by stacking a plurality of layers of material therefor, for instance in the axial direction of the casing. Because the gas diffusion layers are formed layer by layer, components can be formed in highly fine patterns so that a highly compact tubular fuel cell can be achieved. Similarly, the dimensions of the various elements of the fuel cell can be controlled in a highly accurate manner. Also, the geometric arrangement can be changed at will in intermediate parts of each gas passage.
摘要翻译：在包括管状壳体的电池单元中，容纳在管状壳体中的电解质层和分别插入电解质层并限定燃料气体通道和氧化气体通道的一对气体扩散电极，每个气体扩散电极通过堆叠多个材料层，例如沿壳体的轴向方向。由于气体扩散层是逐层形成的，所以可以以高精细图案形成部件，从而能够实现高度紧凑的管状燃料电池。类似地，可以以高精度的方式控制燃料电池的各种元件的尺寸。此外，几何排列可以随意地在每个气体通道的中间部分改变。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式