会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 76. 发明申请
    • High selectivity etching of a lead overlay structure
    • 引线覆盖结构的高选择性蚀刻
    • US20040020894A1
    • 2004-02-05
    • US10211749
    • 2002-08-02
    • Veeco Instruments, Inc.
    • Kurt E. WilliamsHariharakeshara Hegde
    • C03C025/68H01B013/00C23F001/00B44C001/22C03C015/00
    • B82Y25/00B82Y10/00C23F4/00G11B5/3116G11B5/3163G11B5/3903G11B2005/3996H01L21/0332H01L21/32136H01L21/32139
    • A multi-step etching process for a lead overlay structure such as a thin-film magnetic head structure using secondary ion mass spectroscopy (SIMS) whereby high selectivity of a lead material or other high conductivity metal layer is realized versus that of a metallic mask material and stopping layer. The first step includes patterning the mask layer using IBE or RIE. Advantageously, a photoresist layer is present over a portion of the mask layer and is left in place to be removed in a subsequent step. The second step includes etching the high conductivity metal layer using CAIBE or RIBE with an inert/reactive gas mixture and using SIMS to detect when the stopping layer is reached. The gas mixture comprises an inert gas and a reactive gas that is either oxygen, nitrogen, or a combination of oxygen and nitrogen, whereby the ionized gas mixture contains ions that increase the sensitivity of the SIMS yield of the stopping layer such that the end point of the high conductivity metal layer is detected and etching can then be stopped at the appropriate time. The chemistry of the second etching step is effective to also remove the photoresist at a high etch rate. The third step includes etching the stopping layer with IBE using an inert gas, advantageously with a high angle of about 40-70null. The third step may also be effective to etch debris redeposited on the sidewalls of the structure, and to remove all or a portion of the remaining mask layer.
    • 用于铅覆盖结构的多步骤蚀刻工艺,例如使用二次离子质谱(SIMS)的薄膜磁头结构,由此实现铅材料或其它高导​​电性金属层的高选择性与金属掩模材料 和停止层。 第一步包括使用IBE或RIE对掩模层进行图案化。 有利地,光致抗蚀剂层存在于掩模层的一部分上,并且留在适当位置以在随后的步骤中被去除。 第二步包括使用CAIBE或RIBE用惰性/反应性气体混合物蚀刻高导电性金属层,并使用SIMS来检测何时达到停止层。 气体混合物包括惰性气体和氧气,氮气或氧气和氮气的组合的反应性气体,由此电离气体混合物包含提高停止层的SIMS产率的灵敏度的离子,使得终点 检测高导电性金属层,然后可以在适当的时刻停止蚀刻。 第二蚀刻步骤的化学性质也有效地以高蚀刻速率除去光致抗蚀剂。 第三步包括用惰性气体,有利地以大约40-70°的高角蚀刻IBE的阻挡层。 第三步骤也可以有效地蚀刻沉积在结构的侧壁上的碎片,并且去除剩余的掩模层的全部或一部分。
    • 78. 发明申请
    • METHOD FOR USING DRIE WITH REDUCED LATERAL ETCHING
    • 使用DRIE减少侧向蚀刻的方法
    • US20040011761A1
    • 2004-01-22
    • US10216525
    • 2002-08-09
    • Andrew S. Dewa
    • C23F001/00
    • B81C1/00619B81C1/0088
    • A process for manufacturing a wafer having a multiplicity of MEMS devices such as mirrors with gimbals formed thereon is disclosed. A silicon wafer having a thickness less than about 300 nullm is attached to a carrier or support wafer by a layer of bonding agent such as a layer or coating of photo-resist. The MEMS devices such as a gimbal mirror are formed on the silicon wafer by providing a mask and etching through the wafer with a DRIE process. Undesired lateral etching at the bottom of the wafer caused by the formation of an electrical charge at the bonding layer is eliminated or substantially reduced by patterning the layer of photo-resist used as the bonding agent such that areas of the support wafer not covered by the bonding layer are aligned with selected etch lines which etch completely through the silicon wafer to form devices.
    • 公开了一种制造具有多个MEMS装置的晶片的方法,例如在其上形成有万向面的反射镜。 厚度小于约300μm的硅晶片通过诸如光刻胶层或涂层之类的粘合剂层附着在载体或支撑晶片上。 通过提供掩模并通过DRIE工艺蚀刻通过晶片,在硅晶片上形成诸如万向反射镜的MEMS器件。 通过图案化用作粘合剂的光致抗蚀剂层,在结合层处形成电荷引起的晶片底部的不期望的横向蚀刻被消除或基本上减少,使得支撑晶片的区域不被 接合层与选定的蚀刻线对准,其蚀刻完全通过硅晶片以形成器件。