会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 54. 发明授权
    • Copolymer containing reactive silyl groups, composition containing the same and method of treatment with the same
    • 含有反应性甲硅烷基的共聚物,含有相同的组成和与之相同的处理方法
    • US06326011B1
    • 2001-12-04
    • US09230582
    • 1999-01-28
    • Kazuyuki MiyazawaToshio YanakiFumiaki Matsuzaki
    • Kazuyuki MiyazawaToshio YanakiFumiaki Matsuzaki
    • A61K600
    • A copolymer having silyl groups with at least one reactive functional group bonded thereto. The copolymer comprises a monomer (A) shown by the following Formula (I): wherein R1 is hydrogen atom or methyl; R2 is alkylene group having 1-6 carbon atoms; and R3, R4 and R5 each is a reactive functional group which can cross-link molecules of the copolymer by hydrolyzing. Further, the copolymer preferably comprises, as a constituent monomer, an alkyl (meth)acrylate and a siloxane-containing (meth)acrylate. A coating-forming method comprises hydrolyzing the composition on a material to be treated to cross-link molecules of the copolymer when on the material. A coating of the cross-linked copolymer has resistance to washing. This coating can modify the nature of hair, improve make-up retention, and provide skin-protecting. It can impart water-repellency, resistance to fouling, suitability as a sizing and crease resistance to fibers. Further, it can improve a skin-cleaning effect, applicability, strippability and coating-strength of a peeling-off type cosmetic pack.
    • 具有与其键合有至少一个反应性官能团的甲硅烷基的共聚物。 共聚物包含由下式(I)表示的单体(A):其中R 1 是氢原子或甲基; R 2 是具有1-6个碳原子的亚烷基; 和R 3 ,R 4 和R 5 各自是可通过水解将共聚物分子交联的反应性官能团。 此外,共聚物优选包含(甲基)丙烯酸烷基酯和含硅氧烷的(甲基)丙烯酸酯作为构成单体。 涂覆形成方法包括在待处理的材料上水解组合物以在材料上交联共聚物的分子。 交联共聚物的涂层具有耐洗涤性。 这种涂层可以改变头发的性质,改善补妆保持性,并提供皮肤保护。 它可以赋予防水性,耐污垢性,适合性作为纤维的上胶和抗折皱性。 此外,它可以改善剥离型化妆品包装的皮肤清洁效果,适用性,剥离性和涂布强度。
    • 56. 发明授权
    • Method of fabricating a semiconductor IC DRAM device enjoying enhanced
focus margin
    • 制造具有增强的聚焦余量的半导体IC DRAM器件的方法
    • US5670409A
    • 1997-09-23
    • US511810
    • 1995-08-07
    • Hiroshi OtoriKazuhiko KajigayaKazuyuki MiyazawaMasaharu KuboAtsuyoshi KoikeFumiyuki Kanai
    • Hiroshi OtoriKazuhiko KajigayaKazuyuki MiyazawaMasaharu KuboAtsuyoshi KoikeFumiyuki Kanai
    • H01L21/304H01L21/8239H01L21/8242H01L27/108
    • H01L27/10844H01L27/1052
    • A method of fabricating a semiconductor integrated circuit device includes: recessing a second surface portion of a semiconductor substrate; forming elements of a first circuit region capable of performing a first function at a first surface portion of the semiconductor substrate and elements of a second circuit region capable of performing a second function at the recessed second surface portion of the semiconductor substrate, the elements of the first circuit region and those of the second circuit region having relatively small and large sizes as generally measured in a direction perpendicular to the surface portions of the semiconductor substrate, respectively; forming an insulating film to cover the first and second circuit regions, with a result that a level difference is caused between first and second portions of the insulating film on the first and second circuit regions at a relatively lower level and at a relatively higher level, respectively; effecting chemical-mechanical planarization of the insulating film to suppress the level difference in the insulating film for enhancing a focus margin for successive photolithographic steps; and forming wiring conductors on the insulating film with the suppressed level difference, enjoying the enhanced focus margin.
    • 一种制造半导体集成电路器件的方法包括:使半导体衬底的第二表面部分凹陷; 形成能够在半导体衬底的第一表面部分处执行第一功能的第一电路区域的元件和能够在半导体衬底的凹入的第二表面部分执行第二功能的第二电路区域的元件, 第一电路区域和第二电路区域的第一电路区域分别具有通常在垂直于半导体衬底的表面部分的方向上测量的相对较小和大的尺寸; 形成绝缘膜以覆盖第一和第二电路区域,结果是在第一和第二电路区域上的绝缘膜的第一和第二部分之间在相对较低的电平和相对较高的水平上产生电平差, 分别; 实现绝缘膜的化学机械平面化,以抑制绝缘膜中的水平差,以提高连续光刻步骤的聚焦余量; 并且在绝缘膜上形成具有抑制的电平差的布线导体,享受增强的聚焦余量。
    • 58. 发明授权
    • Non-inverting buffer circuit device and semiconductor memory circuit
device
    • 同相缓冲电路器件和半导体存储器电路器件
    • US5304868A
    • 1994-04-19
    • US783781
    • 1991-10-29
    • Yuji YokoyamaKazuyuki MiyazawaHitoshi MiwaShoji Wada
    • Yuji YokoyamaKazuyuki MiyazawaHitoshi MiwaShoji Wada
    • G11C11/409G11C7/10G11C8/06G11C11/417H03K19/013H03K19/0175H03K19/0944H03K19/02G11C8/00
    • H03K19/0136G11C7/1051G11C8/06H03K19/09448
    • A non-inverting buffer circuit device suited for an input buffer circuit of a semiconductor memory is provided so that the number of logic gate stages can be reduced to realize a high speed operation. The circuit is designed in such a way that an MOS transistor at an input stage drives a bipolar transistor at an output stage to produce an output. An n-channel MOS transistor and a p-channel MOS transistor connected in parallel between the base and the collector of the bipolar transistor are on/off controlled by an inverted signal of the input digital signal and a non-inverted signal thereof, respectively. In another aspect, the input buffer circuit includes an inverted signal outputting circuit, and a non-inverted signal outputting circuit in the set mode the input signal in the non-inverted state and outputting in the reset mode the signal at the prescribed potential. The inverted signal outputting circuit includes a bipolar transistor producing an output signal at its collector potential, a first switching circuit for controlling supply of a collector current to the bipolar transistor, an n-channel MOS transistor, connected in parallel between the base and the collector of the bipolar transistor, for supplying a base current to the bipolar transistor in accordance with the input signal, and a second switching circuit for controlling supply of the base current to the bipolar transistor, wherein the first switching circuit and the second switching circuit are selectively on-off controlled.
    • 提供了适用于半导体存储器的输入缓冲电路的非反相缓冲电路装置,可以减少逻辑门级的数量,实现高速运算。 该电路被设计成使得输入级的MOS晶体管在输出级驱动双极晶体管以产生输出。 并联连接在双极型晶体管的基极和集电极之间的n沟道MOS晶体管和p沟道MOS晶体管分别通过输入数字信号的反相信号和非反相信号进行开/关控制。 在另一方面,输入缓冲电路包括反相信号输出电路和非反相信号输出电路,在设定模式下输入处于非反相状态的输入信号,并以复位模式输出处于规定电位的信号。 反相信号输出电路包括产生其集电极电位的输出信号的双极晶体管,用于控制向双极晶体管供给集电极电流的第一开关电路,并联在基极和集电极之间的n沟道MOS晶体管 用于根据输入信号向双极晶体管提供基极电流;以及第二开关电路,用于控制对双极晶体管的基极电流的供应,其中第一开关电路和第二开关电路选择性地 开关控制。