会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明公开
    • 반도체 소자용 다층 유전막 및 그 제조 방법
    • 用于半导体器件的多层电介质膜及其制造方法
    • KR1020080093624A
    • 2008-10-22
    • KR1020070037583
    • 2007-04-17
    • 삼성전자주식회사
    • 이종철강상열임기빈최훈상정은애
    • H01L21/31H01L27/108
    • H01L21/022H01L21/02178H01L21/02192H01L21/02194H01L21/31641H01L21/31645H01L27/10852H01L28/56H01L29/511
    • A multiple dielectric film for a semiconductor device and a method for manufacturing the same are provided to prevent oxidization of a lower electrode during a formation of a capacitor of the semiconductor device, thereby reducing the leakage current of the semiconductor device by using the multiple dielectric film as a dielectric film of the semiconductor device. A multiple dielectric film(130) for a semiconductor device includes at least two staked dielectric layers. Each of the dielectric layers is made of a composite layer(110) composed of a zirconium-hafnium oxide or a metal oxide layer(120) composed of an amorphous metal oxide. Adjacent dielectric layers are made by different materials. The dielectric layers are three stacked layers. The three stacked layers have a first dielectric layer composed of the composite layer, a second dielectric layer composed of the metal oxide layer, and a third dielectric layer composed of the composite layer. The metal oxide layer is composed of Al2O3, La2O3, Y2O3, LaAlO3, or YAlO3.
    • 提供一种用于半导体器件的多电介质膜及其制造方法,用于在半导体器件的电容器形成期间防止下电极的氧化,从而通过使用多个电介质膜来减少半导体器件的漏电流 作为半导体器件的电介质膜。 用于半导体器件的多重电介质膜(130)包括至少两个固定的电介质层。 每个电介质层由由氧化锆锆或由非晶态金属氧化物构成的金属氧化物层(120)构成的复合层(110)制成。 相邻的电介质层由不同的材料制成。 电介质层是三层叠层。 三层叠层具有由复合层构成的第一电介质层,由金属氧化物层构成的第二电介质层和由复合层构成的第三电介质层。 金属氧化物层由Al2O3,La2O3,Y2O3,LaAlO3或YAlO3组成。
    • 6. 发明公开
    • 비휘발성 반도체 메모리 장치의 제조 방법
    • 制造非易失性半导体存储器件的方法
    • KR1020090074902A
    • 2009-07-08
    • KR1020080000603
    • 2008-01-03
    • 삼성전자주식회사
    • 임상욱이승환김선정최훈상정천형김영선
    • H01L27/115H01L21/8247B82Y10/00
    • H01L27/11521H01L21/28273H01L29/517H01L29/66825
    • A method of manufacturing a non-volatile semiconductor memory device is provided to solve lifting of a dielectric film and a control gate by removing an impurity from a floating gate efficiently through a thermal process. In a method of manufacturing a non-volatile semiconductor memory device, a turner insulating layer(18) is formed on a substrate(10). A first floating gate film(20) including a poly-silicon is formed on the turner insulating layer, and a second preliminary floating gate film including the first metal is formed on the first floating gate film. The second preliminary floating gate film is thermal-treated and the second floating gate film(22a) is formed. A dielectric layer is formed on the second floating gate film, and the control gate layer is formed on the dielectric layer.
    • 提供一种制造非挥发性半导体存储器件的方法,用于通过热处理有效地从漂浮栅去除杂质来解决电介质膜和控制栅极的提升。 在制造非易失性半导体存储器件的方法中,在衬底(10)上形成转子绝缘层(18)。 在所述转鼓绝缘层上形成包括多晶硅的第一浮栅(20),并且在所述第一浮栅上形成包括所述第一金属的第二初步浮栅。 第二初步浮栅膜进行热处理,形成第二浮栅膜(22a)。 在第二浮栅上形成电介质层,在电介质层上形成控制栅极层。
    • 10. 发明授权
    • 반도체 소자 및 그 제조 방법
    • 半导体器件及其制造方法
    • KR100849854B1
    • 2008-08-01
    • KR1020070018409
    • 2007-02-23
    • 삼성전자주식회사
    • 강상열이종철임기빈최훈상정은애
    • H01L21/8242H01L27/108
    • H01L28/40H01L27/10852
    • A semiconductor device and a manufacturing method thereof are provided to form a hafnium oxide layer having a tetragonal crystal structure by using a zirconium oxide layer having a tetragonal crystal structure. A multilayer dielectric(140) including a first dielectric layer(120) and a second dielectric layer(130) is positioned on a semiconductor substrate(100). The first dielectric layer has a tetragonal crystal structure. The second dielectric is composed of a material different from the material of the first dielectric. A dielectric constant of the second dielectric layer is larger than a dielectric constant of the first dielectric layer. The second dielectric layer has a tetragonal crystal structure. A part of a crystalline structure of the second dielectric layer is continued from a part of a crystalline structure of the first dielectric layer.
    • 提供半导体器件及其制造方法,通过使用具有四方晶体结构的氧化锆层,形成具有四方晶系结构的氧化铪层。 包括第一介电层(120)和第二介电层(130)的多层电介质(140)位于半导体衬底(100)上。 第一介电层具有四方晶体结构。 第二电介质由与第一电介质的材料不同的材料构成。 第二电介质层的介电常数大于第一电介质层的介电常数。 第二介电层具有四方晶体结构。 第二电介质层的结晶结构的一部分从第一介电层的晶体结构的一部分继续。