会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • JPH05343693A
    • 1993-12-24
    • JP14521692
    • 1992-06-05
    • TOSHIBA CORP
    • HIURA YOHEIYAMADA SEIJIMATSUSHITA TAKAYA
    • H01L21/8247H01L27/115H01L29/788H01L29/792
    • PURPOSE:To make it possible to protect the boundary part between a source part and a channel part under gates by the sidewalls of cells in the case of removal of a field oxide film at the time of formation of the source part in the manufacture of a tunnel current erase type EPROM, to lessen an irregularity in the thickness of a gate oxide film and to inhibit an irregularity in the erase characteristics of the cells. CONSTITUTION:In a tunnel current erase type EPROM, floating gates 114 and control gates 115 are formed on a P-type silicon wafer 101 consisting a memory cell main part and a source region 112 and drain regios 113 are formed in the wafer 101. When such the EPROM is manufactured, an etching condition to generate a polymer is used at the time of a selective etching for removing a field oxide film in a SAS technique and the boundary parts between the source part and the gates are made to protect by making this polymer adhere on the sidewalls of two-layer gates. Thereby, a generation of a step in the surface of the silicon substrate is prevented at the boundary between the source part and a channel part under the gates and an irregularity in the erase characteristics of cells is inhibited.
    • 6. 发明专利
    • Method of manufacturing semiconductor storage device, and semiconductor storage device
    • 制造半导体存储器件的方法和半导体存储器件
    • JP2011129737A
    • 2011-06-30
    • JP2009287323
    • 2009-12-18
    • Toshiba Corp株式会社東芝
    • YAHASHI KATSUNORIKUNIYA TAKUJIMATSUSHITA TAKAYATANIGUCHI SHUICHIKAWAI BURANDO
    • H01L27/10H01L45/00H01L49/00
    • H01L27/0688H01L27/2409H01L27/2418H01L27/2481H01L45/085H01L45/1233H01L45/147H01L45/1675
    • PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor storage device configured such that loss of an etching mask is small and residues which may cause a short circuit between adjacent memory cells are not left, and to provide the semiconductor storage device.
      SOLUTION: A columnar memory cell is formed by: forming a first groove extending in a first direction and forming first wiring 103 after forming a first wiring layer and a memory cell layer 104A on a semiconductor substrate 101; forming a thin film 161 on a sidewall of the first groove; burying an interlayer dielectric 105 in the groove to form a laminate; forming a second wiring layer on the laminate; forming a second groove 186 extending in a second direction and forming second wiring 106; removing the thin film 161 exposed from a bottom part of the second groove 186; and removing the memory cell layer 104A exposed from the bottom part of the second groove 186 up to an upper part of the first wiring layer. The thin film 161 is faster in etching rate than the interlayer dielectric 105 and removed before the part of an adjacent memory cell layer 104A.
      COPYRIGHT: (C)2011,JPO&INPIT
    • 要解决的问题:提供一种制造半导体存储装置的方法,其被配置为使得蚀刻掩模的损耗小,并且可能导致相邻存储单元之间的短路的残留物不被留下,并且提供半导体存储 设备。 解决方案:柱形存储单元通过以下方式形成:在半导体衬底101上形成第一布线层和存储单元层104A之后,形成沿第一方向延伸的第一沟槽和形成第一布线103; 在第一槽的侧壁上形成薄膜161; 将沟槽中的层间电介质105埋入以形成层压体; 在层压板上形成第二布线层; 形成沿第二方向延伸并形成第二布线106的第二槽186; 移除从第二槽186的底部露出的薄膜161; 并且从第二槽186的底部露出的存储单元层104A去除到第一布线层的上部。 薄膜161的蚀刻速度比层间电介质105更快,并且在相邻的存储单元层104A的部分之前去除。 版权所有(C)2011,JPO&INPIT
    • 10. 发明专利
    • Semiconductor device and method of manufacturing the same
    • 半导体器件及其制造方法
    • JP2008060264A
    • 2008-03-13
    • JP2006234241
    • 2006-08-30
    • Toshiba Corp株式会社東芝
    • AKIYAMA KAZUTAKAMATSUSHITA TAKAYA
    • H01L21/82H01L21/3065H01L21/3205H01L21/768H01L23/52H01L23/522
    • H01L23/5258H01L21/76816H01L2924/0002H01L2924/00
    • PROBLEM TO BE SOLVED: To provide a semiconductor device which can increase a relief rate based on a redundant circuit and can reduce a possibility of a failure in the semiconductor device at the same time, and also to provide a method of manufacturing the semiconductor device. SOLUTION: The semiconductor device comprises a metal wiring pattern 109 and a fuse wiring pattern 111 formed in an insulating film 106 on a substrate 101, a first insulating film 202 under a PAD wiring formed above the insulating film 106, a second insulating film 203 under the PAD wiring formed on the first insulating film 202 under the PAD wiring, PAD wiring 402 formed in a region above the metal wiring pattern 109 for the first and second insulating films 202 and 203 under the PAD wiring, and an opening 701 formed so that part of the first insulating film 202 under the PAD wiring in the first and second insulating films 202 and 203 under the PAD wiring remains in a region above the fuse wiring pattern 111. The second insulating film 203 under the PAD wiring contains an element different from an element contained in the first insulating film 202 under the PAD wiring. COPYRIGHT: (C)2008,JPO&INPIT
    • 解决的问题:提供一种半导体器件,其可以基于冗余电路增加释放速率,并且可以同时降低半导体器件的故障的可能性,并且还提供一种制造 半导体器件。 解决方案:半导体器件包括金属布线图案109和形成在基板101上的绝缘膜106中的熔丝布线图案111,在绝缘膜106上形成的PAD布线下的第一绝缘膜202,第二绝缘层 在PAD布线下方的第一绝缘膜202上形成的PAD布线下方的膜203,在PAD布线下面的第一绝缘膜202和第二绝缘膜203的金属布线图案109上方的区域上形成的PAD布线402,以及开口701 形成为使得在PAD布线下面的第一和第二绝缘膜202和203中的PAD布线下面的第一绝缘膜202的一部分保留在熔丝布线图案111上方的区域中.PAD布线下方的第二绝缘膜203包含 元件不同于PAD布线下面的第一绝缘膜202中包含的元件。 版权所有(C)2008,JPO&INPIT