会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明专利
    • Semiconductor device and manufacturing method of the same
    • 半导体器件及其制造方法
    • JP2014022492A
    • 2014-02-03
    • JP2012158495
    • 2012-07-17
    • Semiconductor Energy Lab Co Ltd株式会社半導体エネルギー研究所Sharp Corpシャープ株式会社
    • YAMAZAKI SHUNPEISAKAMOTO NAOYASATO TAKAHIROKOSHIOKA SHUNSUKECHO TAKAYUKIYAMAMOTO YOSHITAKAMATSUO TAKUYAMATSUKIZONO HIROSHIKANZAKI YOSUKE
    • H01L29/786H01L21/28H01L21/336H01L29/41H01L29/417
    • H01L29/7869H01L29/201
    • PROBLEM TO BE SOLVED: To provide a highly reliable semiconductor device which used a copper-containing metal film for wiring or signal lines in a transistor using an oxide semiconductor film, and which has stable electric characteristics.SOLUTION: A semiconductor device comprises: a gate electrode 104; a gate insulation film 106 formed on the gate electrode 104; an oxide semiconductor film 108 including a channel formation region 108a formed at a position contacting the gate insulation film and overlapping the gate electrode; a source electrode 110 and a drain electrode 112 which are formed on the oxide semiconductor film 108; and an oxide insulation film 114 formed on the oxide semiconductor film, the source electrode and the drain electrode. The source electrode and the drain electrode include: first metal films 110a, 112a having ends lying on ends of the channel formation region, respectively; second copper-containing metal films 110b, 112b formed on the first metal films 110a, 112a, respectively; and third metal films 110c, 112c formed on the second metal films, respectively. Each second metal films are formed inside the respective ends of the first metal films.
    • 要解决的问题:提供一种使用氧化物半导体膜的晶体管中使用含铜金属膜进行布线或信号线的高可靠性的半导体装置,其具有稳定的电特性。解决方案:半导体器件包括:栅极 电极104; 形成在栅电极104上的栅极绝缘膜106; 氧化物半导体膜108,其包括形成在与栅极绝缘膜接触并与栅电极重叠的位置处的沟道形成区域108a; 形成在氧化物半导体膜108上的源电极110和漏电极112; 以及形成在氧化物半导体膜,源电极和漏电极上的氧化物绝缘膜114。 源电极和漏电极包括:分别具有位于沟道形成区的端部的端部的第一金属膜110a,112a; 分别形成在第一金属膜110a,112a上的第二含铜金属膜110b,112b; 以及形成在第二金属膜上的第三金属膜110c,112c。 每个第二金属膜形成在第一金属膜的相应端部内。
    • 8. 发明专利
    • Semiconductor device
    • 半导体器件
    • JP2013183001A
    • 2013-09-12
    • JP2012045498
    • 2012-03-01
    • Semiconductor Energy Lab Co Ltd株式会社半導体エネルギー研究所Sharp Corpシャープ株式会社
    • OKAZAKI KENICHIMATSUO TAKUYAYAMAMOTO YOSHITAKAMATSUKIZONO HIROSHIKANZAKI YOSUKE
    • H01L21/336H01L29/786
    • H01L29/7869H01L29/78603
    • PROBLEM TO BE SOLVED: To inhibit diffusion of a metal element contained in a glass substrate into a gate insulation film or into an oxide semiconductor film.SOLUTION: A semiconductor device comprises: a glass substrate 102; an underlying insulation film 104 composed of a metal oxide formed on the glass substrate 102; a gate electrode 106 formed on the underlying insulation film 104; a gate insulation film 108 formed on the gate electrode 106; an oxide semiconductor film 110 which is formed on the gate insulation film 108 and provided at a position overlapping the gate electrode 106; and a source electrode 114a and a drain electrode 114b which are electrically connected with the oxide semiconductor film 110. A concentration of a metal element contained in the glass substrate 102 in a region at a depth of 3 nm and over from a surface of the underlying insulation film 104 is not more than 1×10atoms/cm.
    • 要解决的问题:抑制包含在玻璃基板中的金属元素扩散到栅极绝缘膜或氧化物半导体膜中。解决方案:半导体器件包括:玻璃基板102; 由形成在玻璃基板102上的金属氧化物构成的基底绝缘膜104; 形成在下面的绝缘膜104上的栅电极106; 形成在栅电极106上的栅极绝缘膜108; 形成在栅极绝缘膜108上并设置在与栅电极106重叠的位置的氧化物半导体膜110; 以及与氧化物半导体膜110电连接的源电极114a和漏电极114b。从底层的表面开始,在深度为3nm以上的区域中包含的玻璃基板102中的金属元素的浓度 绝缘膜104不超过1×10原子/ cm。
    • 9. 发明专利
    • Manufacturing method of semiconductor device
    • 半导体器件的制造方法
    • JP2010021421A
    • 2010-01-28
    • JP2008181572
    • 2008-07-11
    • Sharp Corpシャープ株式会社
    • MATSUKIZONO HIROSHIKIMURA TOMOHIROMORI SHIGEYASU
    • H01L21/336G02F1/1368H01L21/20H01L29/786
    • PROBLEM TO BE SOLVED: To provide a manufacturing method for manufacturing a semiconductor device equipped with a semiconductor element which suppresses variations of characteristics.
      SOLUTION: The manufacturing method of the semiconductor device comprises a process for forming a slit SL in at least one part between a first region Sa and a second region Sb of a semiconductor layer Se, a process for forming a mask layer M having a first opening unit Oa and a second opening unit Ob, a process for crystallizing the first region Sa and the second region Sb of the semiconductor layer Se by introducing a catalyst element Ct into the first region Sa and the second region Sb of the semiconductor layer Se, and a process for manufacturing the semiconductor element 120 and the semiconductor element 140 employing the first island type semiconductor layer 122 and the second island type semiconductor layer 142 which are formed by patterning the first region Sa and the second region Sb of the semiconductor layer Se.
      COPYRIGHT: (C)2010,JPO&INPIT
    • 解决的问题:提供一种制造半导体器件的制造方法,该半导体器件配备有抑制特性变化的半导体元件。 解决方案:半导体器件的制造方法包括在半导体层Se的第一区域Sa和第二区域Sb之间的至少一部分中形成狭缝SL的工艺,用于形成掩模层M的工艺具有 第一开口单元Oa和第二开口单元Ob,通过将催化剂元素Ct引入半导体层的第一区域Sa和第二区域Sb中来使半导体层Se的第一区域Sa和第二区域Sb结晶的工艺 Se和制造半导体元件120和半导体元件140的工艺,该半导体元件120和半导体元件140采用第一岛状半导体层122和第二岛状半导体层142,其通过对半导体层的第一区域Sa和第二区域Sb进行图案化而形成 硒。 版权所有(C)2010,JPO&INPIT
    • 10. 发明专利
    • Semiconductor device and its manufacturing method
    • 半导体器件及其制造方法
    • JP2009016600A
    • 2009-01-22
    • JP2007177254
    • 2007-07-05
    • Sharp Corpシャープ株式会社
    • MATSUKIZONO HIROSHI
    • H01L21/336H01L21/20H01L21/322H01L29/417H01L29/423H01L29/49H01L29/786
    • PROBLEM TO BE SOLVED: To provide a semiconductor device wherein the malfunction of a thin film transistor for achieving a high-speed operation is suppressed.
      SOLUTION: The semiconductor device by this invention includes: a transparent substrate (112) provided with a front surface (112a) and a back surface (112b); a first semiconductor layer (120) supported by the front surface (112a) of the transparent substrate (112); an insulating layer (114) selectively provided on the first semiconductor layer (120); and a second semiconductor layer (130) including the active layer (132) of the thin film transistor (140), wherein the active layer (132) faces the first semiconductor layer (120) through the insulating layer (114). The first semiconductor layer (120) contains a gettering element and a catalyst element accelerating the crystallization of the second semiconductor layer, and the active layer (132) overlaps with the first semiconductor layer (120) when viewed from the normal direction of the back surface (112b) of the transparent substrate (112).
      COPYRIGHT: (C)2009,JPO&INPIT
    • 解决的问题:提供一种半导体器件,其中抑制用于实现高速操作的薄膜晶体管的故障。 解决方案:本发明的半导体器件包括:设置有前表面(112a)和后表面(112b)的透明基板(112); 由透明基板(112)的前表面(112a)支撑的第一半导体层(120); 选择性地设置在所述第一半导体层(120)上的绝缘层(114); 以及包括所述薄膜晶体管(140)的有源层(132)的第二半导体层(130),其中所述有源层(132)通过所述绝缘层(114)面向所述第一半导体层(120)。 第一半导体层(120)含有吸附元件和加速第二半导体层的结晶化的催化剂元素,当从背面的法线方向观察时,有源层(132)与第一半导体层(120)重叠 (112)的透明基板(112b)。 版权所有(C)2009,JPO&INPIT