会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明专利
    • MANUFACTURE OF ELECTRONIC PART
    • JPH09269294A
    • 1997-10-14
    • JP8020096
    • 1996-04-02
    • HITACHI LTDHITACHI ELECTR ENG
    • SHIBA MASATAKAWATANABE KENJIHAMADA TOSHIMITSUISHIKAWA SEIJIGO NAOKIYANAI TOSHIAKIWATANABE TETSUYAJINGU TAKAHIRO
    • G01N21/84B23Q41/08G05B19/418G06Q50/00G06Q50/04H01L21/66
    • PROBLEM TO BE SOLVED: To establish an optimum examination device and a frequency of examination in manufacture of semiconductor wafers and the like. SOLUTION: Each examination device of a group 1 of examination devices is connected to a network 8, and after an examination is finished, the result is transferred to a data gathering system 2. Where a predetermined badness mode is confirmed, same waferes selected from a predetermined process are examined by examination devices of different type of the group of examinations devices 1 and the data are gathered and analyzed to calculate the degree of correlation between types of device 4. On the other hand, a mean frequency of occurrence of badness may be obtained by analyzing the badness occurrence progress in the same process 5. Then, an optimum examination device and a frequency of examination are successively obtained on the basis of the results of calculations of calculation processing of the degree of correlation between types of device and of calculation processing of frequency of occurrence of badness 6, and the method of introduction of wafers into the group of examination devices 1 or the like is indicated through a system 7 managing the group of examination devices. It is thus possible to easily establish complicated conditions of examination such as an applied examination device, a frequency of examination and the like in manufacture of electronic parts as well as dramatically improve the economic efficiency of examination by performing an expected value minimization of the overall loss.
    • 6. 发明专利
    • MANUFACTURING LINE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
    • JP2001267383A
    • 2001-09-28
    • JP2000076337
    • 2000-03-14
    • HITACHI LTD
    • HASHIMOTO KAZUESHIBA MASATAKAMIZUNO FUMIO
    • G21K5/04H01J37/20H01L21/66H01L21/677H01L21/68H05K9/00
    • PROBLEM TO BE SOLVED: To provide a manufacturing line of a semiconductor device or the like, that can execute processes with high resolution to semiconductor device make very fine, without being substantially affected by electromagnetic noise, viblations, and the like generated by a carrier device or the like in a charged particle beam process device, such as an SEM apparatus. SOLUTION: The manufacturing line is equipped with a charged particle beam processing apparatus that has a detection unit for detecting electromagnetic noise, applies a charged particle beam to a sample introduced into a sample chamber for executing desired process, and leads the sample from inside of the sample chamber, the carrier device that travels near the process apparatus or travels to go into and out of the inside of the apparatus, and uses an electric motor as a driving source for conveying a cassette where the plurality of samples are accommodated, and a control device that controls the function of the driving source of the carrier device to stop or inhibit the functions when the electromagnetic noise exceeds a specific level, where the electromagnetic noise is detected by the detection unit in a section for executing the desired process by applying the charged particle beam in the process device.