专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPH10112042A OPTICAL INFORMATION REPRODUCING DEVICE 失效
公开(公告)号：JPH10112042A
公开(公告)日：1998-04-28
申请号：JP26405596
申请日：1996-10-04
申请人： HITACHI LTD
发明人： NISHIMURA KOICHIRO , NAKAJIMA JUNJI , TAKEUCHI TOSHIFUMI , HIROSE KOICHI , FURUHATA MAKOTO
IPC分类号： G11B7/09
摘要： PROBLEM TO BE SOLVED: To generate the tracking error signals which are idependent of the depths of the pits of a recording medium, have no offset and are generated by two phase correcting means of the device employing a phase difference system having a delaying means for the output of a quadripartite type light receiving cell. SOLUTION: Two pairs of the signals made by the pairs of the outputs of two cells arranged in the four diagonal locations of quadripartite type light receiving cells 18 are respectively inputted to circuit connection switching means 2 and 3 which are respectively controlled from the external. One of the outputs of the means 2 and 3 is inputted to adders 21 and 22 through delaying means 19 and 20 which are controlled from the external and the other output of the means 2 and 3 is directly inputted to the adders 21 and 22. The phase relationship of the two output signals are changed by the depths of the pits of the recording medium. Note that the means 2 and 3 are controlled so that the signals, whose phases are advanced, are inputted to the means 19 and 20. Thus, the phase difference in the two signals is resolved without depending on the depths of the pits, the phases of the signals of the adders 21 and 22 are made equal and the generation of the offset in the tracking error signals is prevented.

2. 发明专利

JPH09215004A COLOR SYSTEM DISCRIMINATION CIRCUIT 失效
公开(公告)号：JPH09215004A
公开(公告)日：1997-08-15
申请号：JP1629796
申请日：1996-02-01
申请人： HITACHI LTD
发明人： FURUHATA MAKOTO
IPC分类号： H04N9/80
摘要： PROBLEM TO BE SOLVED: To simply and surely discriminate the color system with a configuration suitable circuit integration independently of the stability of an APC loop by adding or subtracting a signal phase-shifted by +45 deg. and a signal phase- shifted by -45 deg.. SOLUTION: A delay circuit 1 delays a color under signal (a) by one horizontal period or two horizontal periods. A phase shift circuit 2 shifts a phase of the color under signal (a) before delay by -45 deg. (delayed phase) and a phase shift circuit 3 shifts a phase of the color under signal (a) after delay by +45 deg. (advanced phase). An arithmetic circuit 4 adds or subtracts the signal (d) shifted by +45 deg. and the signal (c) shifted by -45 deg.. The output e/f is used for a color system discrimination output to correctly identify whether the color under signal in a VTR is a signal of the NTSC system or the PAL-M system.

3. 发明专利

JPH08181605A PHASE CONTROL CIRCUIT 失效
公开(公告)号：JPH08181605A
公开(公告)日：1996-07-12
申请号：JP33737494
申请日：1994-12-26
申请人： HITACHI LTD , HITACHI VIDEO IND INF SYST INC , HITACHI MICROCOMPUTER SYST
发明人： SASAKI MASAHIRO , FURUHATA MAKOTO , YAMAMOTO MOROHISA
IPC分类号： H04N5/92 , H03B5/32 , H03L7/099
摘要： PURPOSE: To make phase control stable by giving an output of a variable adder circuit whose plural input terminals receive an output signal of a subtractor circuit or an amplitude reduction circuit to an amplifier circuit so as to eliminate harmonics of an oscillating frequency. CONSTITUTION: One and other terminals of a resonance circuit RES1 provided to an external part are connected respectively to external terminals T0 , T1 and an input terminal of a band limit circuit BWC1 is substantially coupled with the terminals T0 , T1 . The phase control circuit is provided with a phase shift circuit PTR1 whose input terminal receives an output signal of the circuit BWC1, an amplitude reduction circuit ADC1, a subtractor circuit SUB1, a variable adder circuit VAD1, and an amplifier circuit AMP1. An output signal of the circuit PTR1 is given to an inverting input terminal (-) of the circuit SUB 1 and an output signal of the circuit ADC1 is given to its noninverting terminal (+). Furthermore, respective terminals of the circuit VAD1 receive outputs from the circuits SUB1, ADC1 and the result of the sum is given to the circuit AMP coupled with the terminals T0 , T1 . After the signal is amplified in the circuit AMP, from which the amplified signal is fed to a circuit RES1.

4. 发明专利

JPH0799671A SIGNAL PROCESSING CIRCUIT FOR VTR 失效
公开(公告)号：JPH0799671A
公开(公告)日：1995-04-11
申请号：JP31898693
申请日：1993-11-24
申请人： HITACHI LTD , HITACHI TOBU SEMICONDUCTOR LTD , HITACHI MICOM SYST KK
发明人： FURUHATA MAKOTO , JIN TAKASHI , YAMAUCHI KIYONARI , ISHIHARA SHINICHI , YAMAZAKI KOICHI
IPC分类号： H04N9/80 , H04N9/793 , H04N9/83 , H04N9/84
摘要： PURPOSE:To provide a signal processing circuit for a VTR for making reproducing frequency conversion possible while eliminating color crosstalk and unnecessitating adjustment with simple constitution. CONSTITUTION:A first reproducing color under signal is delayed by a delay circuit 2 for one or two horizontal periods and the delayed second reproducing color under signal and the first reproducing color under signal are respectively frequency-converted to standard color signals by first and second frequency conversion circuits. The oscillation frequency signal of 2n {(n) is a natural number} of a carrier for the frequency conversion is frequency-divided so as to be a carrier frequency by a frequency divider circuit 12, four carriers respectively provided with the phases of 0 deg., 90 deg., 180 deg. and 270 deg. are formed and the carriers are selectively supplied to the first and second frequency conversion circuits 3 and 4 by switching circuits 13 and 14. The two frequency-converted signals are turned to the same phase or the opposite phase and subtracted or added and the color crosstalk between tracks is eliminated.

5. 发明专利

JPH02297671A METHOD FOR SUPPORTING SYSTEM DESIGN BY CONTINUOUS SIMULATION LANGUAGE 失效
公开(公告)号：JPH02297671A
公开(公告)日：1990-12-10
申请号：JP11730989
申请日：1989-05-12
申请人： HITACHI LTD
发明人： HAYASHI SHINICHI , WATANABE TOSHINORI , FURUHATA MAKOTO
IPC分类号： G01R31/28 , G06F17/50
摘要： PURPOSE:To easily execute simulation by constituting a model for a function level and a circuit level by using continuous simulation language, controlling time and accuracy for calculation and executing the simulation. CONSTITUTION:The function / circuit mixing model is formed by the continuous simulation language. Namely, when a system, in which analog and digital circuits are mixed, is formed to be the model, the analog circuit is described by Kirchhoff's law and the digital circuit is described by a transfer function. When the system, in which the function level and circuit level are mixed, is formed to be the model, the function level is described by the transfer function and the circuit level is described by the Kirchhoff's law or a Boolean expression. In the case of a stiff system, namely, when a high-speed part and a low-speed part are mixed, the high-speed part is described by a frequency and phase and the low-speed part is described by a voltage and current. Thus, the simula tion can be easily executed.

6. 发明专利

JPS61208588A ELECTRONIC DEVICE 失效
公开(公告)号：JPS61208588A
公开(公告)日：1986-09-16
申请号：JP4969485
申请日：1985-03-13
申请人： HITACHI LTD
发明人： OKADA YUTAKA , WASHIO KATSUYOSHI , WATABE TOMOYUKI , OGURA SADAO , OKABE TAKAHIRO , FURUHATA MAKOTO , HORIE NOBORU
IPC分类号： G06K19/07 , B42D15/10 , G06F15/02 , G06K7/00 , G07C9/00
摘要： PURPOSE:To require no insertion to a card reader and the like and control a device to be controlled without contact by transmitting an information signal by an electronic circuit incorporated in a small object and transmitting the information without contacting another device. CONSTITUTION:In an electronic device 11, an input key 12, an encoder 13, an FM modulator 14 are incorporated. By operating the input key and inputting a number, this number is stored in the encoder 13. An internal information of the encoder 13 is fed to the FM modulator 14 and a modulated output is fed out to an air through an antenna. This signal is received by a device 15 to be controlled. The signal inputted to an FM demodulator 16 from the antenna of the device 15 to be controlled is demodulated herein and passes through a decoder and a discriminator 17. At this time, only when the signal coincides with the content of the discriminator 17, a driver 18 operates to control a key 19.

7. 发明专利

JPS61137424A Digital input interface circuit 失效
标题翻译：数字输入接口电路
公开(公告)号：JPS61137424A
公开(公告)日：1986-06-25
申请号：JP25915684
申请日：1984-12-10
申请人： Hitachi Ltd
发明人： FURUHATA MAKOTO
IPC分类号： H03K19/018
摘要： PURPOSE: To input an external signal to a digital circuit at a high speed with simple circuit constitution by operating a bipolar transistor (TR) which converts the level of the external signal to the input threshold value of the digital circuit while its base is grounded.
CONSTITUTION: A signal source Sg outputs a signal whose amplitude corresponds to the level of a current, i.e. current signal. Consequently, the PNP bipolar TRQp operates on common base basis to convert the input signal from the signal source Sg to the input threshold value (about 0∼0.7V) of the IIL. The cutoff frequency fα of the common base TR is much higher than the cutoff frequency fβ of a common emitter TR and the considerably high cutoff frequency fα is obtained even by the PNP bipolar TR. Consequently, the maximum frequency of a signal which can be inputted to the IIL is increased greatly as compared with the conventional frequency.
COPYRIGHT: (C)1986,JPO&Japio
摘要翻译：目的：通过操作双极晶体管（TR），通过简单的电路结构将数字电路输入外部信号到数字电路，双极晶体管（TR）将外部信号的电平转换为数字电路的基极接地时的输入阈值。构成：信号源Sg输出其幅度对应于电流的电平即电流信号的信号。因此，PNP双极性TRQp基于共同基础工作，将来自信号源Sg的输入信号转换成IIL的输入阈值（约0-0.7V）。公共基极TR的截止频率fal远高于公共发射极TR的截止频率fbeta，甚至通过PNP双极性TR获得相当高的截止频率falpha。因此，与常规频率相比，可以输入到IIL的信号的最大频率大大增加。

8. 发明专利

JPS6156510A Logic circuit 失效
标题翻译：逻辑电路
公开(公告)号：JPS6156510A
公开(公告)日：1986-03-22
申请号：JP16245484
申请日：1984-07-31
申请人： Hitachi Ltd , Hitachi Micro Comput Eng Ltd
发明人： OKABE TAKAHIRO , HAYASHI MAKOTO , NORISUE KATSUHIRO , WATABE TOMOYUKI , WASHIO KATSUYOSHI , OGURA SADAO , FURUHATA MAKOTO , KONDO SHIZUO
IPC分类号： H03K19/088 , H03K19/177
摘要： PURPOSE: To increase the switching speed of a basic logic circuit of a TTL and furthermore to decrease the power consumption with division of blocks, by connecting the collectors and emitters of the 1st and 2nd multi-emitter transistors respectively in order to extract the minor carrier stored in a transistor.
CONSTITUTION: When only an input I1 is changed to an earth potential level among those inputs I1∼I5 which are all kept at high potential levels, the current of a constant current source IM with flows to the base of a transistor (TR)QM11 flows to the input I1 through the 1st emitter of the TRQM11. Thus this TRQM11 conducts and the collector voltage is set quickly at about an earth voltage level by a current amplifying action. As a result, both TRs QN11 and QN21 conduct instantaneously and at the same time a TRQM21 conducts through an added circuit line Y. Both TRs QP11 and QP21 are put under non- conduction states with the non-conduction state of the TRQN21, and the base current of the TRQM21 is set at zero.
COPYRIGHT: (C)1986,JPO&Japio
摘要翻译：目的：为了提高TTL的基本逻辑电路的开关速度，并且通过分别连接第一和第二多发射极晶体管的集电极和发射极，分割块来降低功耗，以便提取次载波存储在晶体管中。构成：当所有输入端I1都保持在高电位电平时，只有输入端I1变为接地电位电平时，流入晶体管（TR）QM11的基极的恒流源IM的电流流过通过TRQM11的第一个发射器输入到I1。因此，该TRQM11导通，并且通过电流放大动作将集电极电压快速设置在大约接地电压电平。结果是，TRs QN11和QN21都瞬间导通，同时TRQM21通过加电路线Y导通.TRS QP11和QP21都被置于具有TRQN21的非导通状态的非导通状态，并且 TRQM21的基极电流设置为零。

9. 发明专利

JPS6033012B2 失效
公开(公告)号：JPS6033012B2
公开(公告)日：1985-07-31
申请号：JP11458977
申请日：1977-09-26
申请人： HITACHI LTD
发明人： FURUHATA MAKOTO
IPC分类号： H04N5/50 , H03J7/02 , H03J7/04 , H03L7/02

10. 发明专利

JPS60109973A SYNCHRONIZING SIGNAL SEPARATING CIRCUIT 失效
公开(公告)号：JPS60109973A
公开(公告)日：1985-06-15
申请号：JP21631483
申请日：1983-11-18
申请人： HITACHI MICROCUMPUTER ENG , HITACHI LTD
发明人： YAMAMOTO MOROHISA , MURAYAMA AKIHIKO , MORI TAKAYUKI , ARAI IZUMI , FURUHATA MAKOTO
IPC分类号： H04N5/10
摘要： PURPOSE:To decrease externally mounted components and to decrease the production cost by obtaining digitally a horizontal/vertical synchronizing pulse from a composite synchronizing signal in a television receiver or the like. CONSTITUTION:A signal VM in synchronizing with the leading of the horizontal synchronizing signal and having a time width within a period of the horizontal synchronizing signal is obtained from the signal included in the composite synchronizing signal VA. This signal VM is compared with a reference voltage Vref so as to obtain a pulse signal Vc corresponding to the cross position with the reference voltage Vref. The horizontal synchronizing pulse VH and the vertical synchronizing pulse VV are separated digitally by using the signal Vc and the composite synchronizing signal VM.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式