专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明专利

JPH10242816A PULSE WIDTH ADJUSTING CIRCUIT 失效
公开(公告)号：JPH10242816A
公开(公告)日：1998-09-11
申请号：JP4036297
申请日：1997-02-25
申请人： HITACHI LTD , HITACHI SHONAN DENSHI
发明人： ARAI TAKATERU , SUZUKI MUNETOSHI , TAKANO MITSUHIRO , TAKAHASHI YASUSHI , AZUMA KOICHIRO
IPC分类号： H03K5/04 , H04B10/2507 , H04B10/40 , H04B10/50 , H04B10/58 , H04B10/60 , H04B10/04 , H04B10/06 , H04B10/14 , H04B10/26 , H04B10/28
摘要： PROBLEM TO BE SOLVED: To correct the waveform distortion of a light signal due to the rise delay of the light signal with simple constitution by applying a variable comparison reference voltage to a buffer amplifier and adjusting the pulse width when an input signal having its signal waveform rise and fall slanted by using a filter circuit is shaped through the buffer amplifier. SOLUTION: The input signal is inputted to an input terminal 11A of a filter circuit 11 to obtain an output 11B whose digital signal waveform rise and fall are slanted, and the output is inputted to the uninverted input terminal 12A of a buffer amplifier circuit 12. The buffer amplifier circuit 12 outputs a reference voltage 12C which is internally compensated according to a driving power source, so the voltage divided by it through resistances R12 to R14 is inputted as the comparison reference voltage to the inverted input terminal 12B. The uninverted and inverted outputs 12D and 12E of the buffer amplifier 12 are inputted to the uninverted and inverted input terminals 13A and 13B of a light emitting element driving circuit 13 to drive a light emitting element 14.

22. 发明专利

JPH04225640A LOOP-BACK TESTING METHOD ON ASYMMETRICAL TRANSMISSION LINE 失效
公开(公告)号：JPH04225640A
公开(公告)日：1992-08-14
申请号：JP40756090
申请日：1990-12-27
申请人： HITACHI LTD
发明人： TAKATORI MASAHIRO , NAKANO YUKIO , TAKANO MITSUHIRO , FUJITA TOSHIHIKO , MIYAMORI YOSHIO , YAMASHITA KIICHI
IPC分类号： H04L12/02 , H04B3/46 , H04J3/14 , H04L12/26 , H04L29/14 , H04M3/30 , H04M3/32
摘要： PURPOSE:To realize a loop-back test on an asymmetrical transmission line in which transmission line capacity or the number of transmission channels is different in an up-line and a down-line. CONSTITUTION:In the case that the loop-back test of a non-paired transmission line (hereinafter referred to as asymmetrical transmission line) 3-1 is executed, a test signal is returned as shown by the broken line 5 in a figure (1) at a station 2, and the test signal is transmitted to the station 1. Namely, in the case of the asymmetrical transmission line 3-1, the loop-back test can be executed by providing a means to share the transmission line (2-n in figure (1)) in a direction the asymmetrical transmission line does not have with the paired transmission lines (1-n and 2-n in figure (1)) at the time of the test. The loop- back test can be executed on the asymmetrical transmission line in which the transmission line capacity or the number of the transmission channels is different in the up-line and the down-line.

23. 发明专利

JPH03271907A CIRCUIT FOR PREVENTING DROP-OUT OF DATA ON BUS FOR HOT-LINE INSERTION AND REMOVAL 失效
公开(公告)号：JPH03271907A
公开(公告)日：1991-12-03
申请号：JP6961790
申请日：1990-03-22
申请人： HITACHI LTD
发明人： FUJII HIDEHIRO , TAKANO MITSUHIRO , TENTOU TAKEYUKI
IPC分类号： G06F1/18 , G06F3/00
摘要： PURPOSE:To prevent drop-out of data on a bus line by connecting a transistor TR to the output of an open collector output buffer of an electronic circuit package and temporarily keeping this TR turned off by a time constant circuit after insertion of the electronic circuit package. CONSTITUTION:The output of an open collector output buffer G1 of the electronic circuit package is connected to the base of a transistor TR Q1, and turning-on/off of the TR Q1 is controlled by the time constant circuit consisting of a TR Q2, resistances R1 to R4, and a capacitor C1. That is, though a supply voltage V1 is applied when the electronic circuit package is inserted, the TR Q2 is temporarily turned off to open the TR Q1 after package insertion because the base current of the TR Q2 has a time constant. Thus, data is prevented from being outputted to the bus till the start of the normal operation after insertion of the electronic circuit package, and drop-out of data of another electronic circuit package on the bus is prevented.

24. 发明专利

JP2010033404A Virtual machine system and method for controlling virtual machine system 有权
标题翻译：虚拟机系统和控制虚拟机系统的方法
公开(公告)号：JP2010033404A
公开(公告)日：2010-02-12
申请号：JP2008195936
申请日：2008-07-30
申请人： Hitachi Ltd , 株式会社日立製作所
发明人： TAKANO MITSUHIRO , UENO HITOSHI
IPC分类号： G06F9/46 , G06F13/10
CPC分类号： G06F9/4856 , G06F9/45558 , G06F9/5077 , G06F2009/4557 , Y02D10/22 , Y02D10/24 , Y02D10/32 , Y02D10/36
摘要： PROBLEM TO BE SOLVED: To provide a method for controlling a virtual machine system safely performing moving processing with a simple procedure when moving the virtual machine. SOLUTION: In the method for controlling the virtual machine system, when moving a virtual machine (109) operating on a physical machine (106) onto another physical machine (107), a management server (101) stops the virtual machine (109) of a movement source, defines a virtual machine (110) of a movement destination on the other physical machine (107), replaces a virtual network address and virtual storage interface address of the virtual machine (109) of the movement source with a virtual network address and a virtual storage interface address defined in the virtual machine (110) of the movement destination with the activation of the virtual machine (110) inhibited, and subsequently releases the inhibition of the activation of the virtual machine (110) of the movement destination. COPYRIGHT: (C)2010,JPO&INPIT
摘要翻译：要解决的问题：提供一种在移动虚拟机时以简单的过程来安全执行移动处理的虚拟机系统的控制方法。解决方案：在用于控制虚拟机系统的方法中，当将在物理机器（106）上运行的虚拟机（109）移动到另一物理机（107）上时，管理服务器（101）停止虚拟机 109），在另一物理机（107）上定义移动目的地的虚拟机（110），用移动源代替移动源的虚拟机（109）的虚拟网络地址和虚拟存储接口地址在虚拟机（110）的激活被禁止的情况下，在移动目的地的虚拟机（110）中定义的虚拟网络地址和虚拟存储接口地址，并随后释放对虚拟机（110）的激活的禁止运动目的地。版权所有（C）2010，JPO＆INPIT

25. 发明专利

JP2001066447A SEMICONDUCTOR OPTICAL COUPLER 失效
公开(公告)号：JP2001066447A
公开(公告)日：2001-03-16
申请号：JP24479599
申请日：1999-08-31
申请人： HITACHI LTD
发明人： SHIMAOKA MAKOTO , ISHIKAWA TADAAKI , TAKANO MITSUHIRO , KUWABARA AKIRA
IPC分类号： G02B6/12 , G02B6/122 , G02B6/42 , H01L31/0232 , H01L33/48 , H01S5/026 , H01L33/00
摘要： PROBLEM TO BE SOLVED: To obtain a semiconductor optical coupler adequate for long-term operation by providing part of an optical waveguide substrate with a groove for cutting a waveguide, inserting a filter in this groove, providing part of a case with a grove, laminating the optical waveguide substrate in such a manner that the groove of the optical waveguide substrate and the groove of the case align approximately to each other and joining the parts exclusive of the grooves. SOLUTION: Part of the optical waveguide substrate 12 is provided with the groove for cutting the optical waveguide 13. The filter 15 which selects and outputs the wavelength propagating the optical waveguide 13 is inserted into this groove and the mounting surface of the optical waveguide substrate 12 of the case for packaging the optical waveguide substrate 12 is provided with the groove 18. The optical waveguide substrate 12 is laminated on the case by bonding both in the portions exclusive of the groove 18 of the case in such a manner that the groove of the optical waveguide substrate 12 and the groove 18 of the case align approximately to each other. The filter is bonded and fixed to the groove in mid-way of the optical waveguide 13 and the bonding portion of the optical waveguide substrate 12 is selected and fixed onto the groove 18 previously disposed at an electrode terminal 11 in the manner described above. As a result, the stable housing of the optical waveguide substrate 12 is made possible.

26. 发明专利

JPH10256512A SEMICONDUCTOR DEVICE 失效
公开(公告)号：JPH10256512A
公开(公告)日：1998-09-25
申请号：JP10223198
申请日：1998-03-30
申请人： HITACHI LTD , HITACHI CHIYOU LSI SYS KK
发明人： KAJITANI KAZUHIKO , YAMAGUCHI YASUNORI , OSHIMA KAZUYOSHI , YAMAZAKI TAKASHI , MIYAMOTO EIJI , SAKAI YUJI , SAWADA JIRO , ETO JUN , HORIGUCHI SHINJI , IKENAGA SHINICHI , KUMADA ATSUSHI , TSUNOSAKI MANABU , KASAMA YASUHIRO , UDO SHINJI , YOSHIOKA HIROSHI , SAITO HIROMI , TAKANO MITSUHIRO , MORINO MAKOTO , MIYATAKE SHINICHI , MATSUMOTO TETSUO
IPC分类号： G11C11/401 , H01L21/8242 , H01L27/108
摘要： PROBLEM TO BE SOLVED: To realize a high-capacity semiconductor device by placing first to fourth decoder circuits along connections of first regions and first to fourth memory arrays and fifth to eighth decoder circuits along connections of second regions and first to fourth memory arrays. SOLUTION: Memory arrays are disposed at four divided areas of a cross area composed of the longitudinal and transverse center zones of a chip; areas A and B are at the left and right of the transverse center zone, areas C and D are the upper and lower parts of the longitudinal center zone, and area E is at the cross section of both zones. Decoders and drivers for selecting the memory arrays are disposed at the periphery of the area A adjacent to the arrays, and bonding pads are disposed at the longitudinal center areas.

27. 发明专利

JPH06311178A POLICING CIRCUIT 失效
公开(公告)号：JPH06311178A
公开(公告)日：1994-11-04
申请号：JP9606493
申请日：1993-04-22
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , FUJITSU LTD
发明人： SHINADA SHIGEO , TAKANO MITSUHIRO , TAKASE MASAHIKO , YAMANAKA NAOAKI , SATO YOICHI , TAKEO HIROSHI , KUSAYANAGI MICHIO , IGUCHI KAZUO , TANAKA ATSUSHI
IPC分类号： G06F19/00 , H04L12/28 , H04L12/813 , H04L12/911 , H04L12/48 , G06F15/48
摘要： PURPOSE:To reduce the capacity of hardware in a policing circuit in an ATM network by block-dividing a stamp memory part by each user based on the number of allowable arriving cells and cyclicly using it within block division. CONSTITUTION:A cell detector 1 receives an input cell and detects added cell kind information. In the case of a user cell, the detector 1 detects a user identification number and outputs it and when an identification number is shown as virtual line identification data, the detector 1 detects the identification number and outputs it. A judging and comparing part 2 outputs the judging result of whether an arriving cell is normal or violating and at the time of judging it to be normal, the number of the memories of a counter memory 4 is incremented by one and a time-stamp memory part 5 time-stamps. The memory part 5 is block-divided to the number A of users and its memory area is block-divided by each user to store the output value of mobile counter in a next address shown by a pointer as an arriving time when the cell arrives. The number of the blocks is the number of the allowable cells of each user. Thereby, a memory capacity can be reduced.

28. 发明专利

JPH05252192A 失效
公开(公告)号：JPH05252192A
公开(公告)日：1993-09-28
申请号：JP5006192
申请日：1992-03-06
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , FUJITSU LTD
发明人： TAKANO MITSUHIRO , OKABE TETSUHIRO , SHINADA SHIGEO , TAKASE MASAHIKO , YAMANAKA NAOAKI , SATO YOICHI , IGUCHI KAZUO , TAKEO HIROSHI , KUSAYANAGI MICHIO , OGURA TAKAO
IPC分类号： H04Q3/00 , G06F19/00 , H04L12/28 , H04L12/813 , H04L12/48 , G06F15/48
摘要： PURPOSE:To obtain a polishing circuit which is robust by obtaining arrival intervals by simple processing and a small hardware. CONSTITUTION:A free-running counter 2 has a predetermined maximum value set to longer than a monitor time, a time stamp generator 6 adds the monitor time to the counter value of the 7 free-running counter at the time of cell arrival to generate a process time stamp value, and a time stamp part 5 is stored with the process time value of the time stamp generator; and a resetting process part 7 subtracts the maximum value of the free-running counter 2 plus one from the process time stamp value stored in the time stamp memory part 5 and updates the process time stamp value to the subtraction result and a deciding comparator 8 calculates the arrival time between the process time stamp value generated by the time stamp generator 6 at the time of the arrival of a current arriving cell and the process time stamp value at the time of the arrival of a cell, a specific permissible number of cells before, which is stored in the time stamp memory part 5.

29. 发明专利

JPH0498939A BUS SETTING METHOD 失效
公开(公告)号：JPH0498939A
公开(公告)日：1992-03-31
申请号：JP21570690
申请日：1990-08-17
申请人： HITACHI LTD
发明人： TAKASE MASAHIKO , YANAGI JUNICHIRO , TAJIMI NOBURO , MIYAMORI YOSHIO , TAKANO MITSUHIRO
IPC分类号： H04L12/28
摘要： PURPOSE:To decide the necessity of NT start by providing a table representing a start state of plural logical buses to a subscriber line interface section. CONSTITUTION:A VP start command from an exchange system is inputted to a VP start interrupt control circuit 35, which sets an on/off display field in a VPI conversion table commanded to ON. The circuit 35 checks the on/off indication with respect to all VPI in the conversion table and when it is the first start command, power supply start is commanded to the NT. Upon the receipt of a VP interrupt command from the exchange system, the circuit 35 sets the ON indication of the relevant VP in the conversion table to the off indication and checks the setting state in the conversion table and when the bus in use does not exist, the power supply stop is commanded to the NT.

30. 发明专利

JPH0258461A OPTICAL SUBSCRIBER LINE SUPERVISING SYSTEM 失效
公开(公告)号：JPH0258461A
公开(公告)日：1990-02-27
申请号：JP20836088
申请日：1988-08-24
申请人： HITACHI LTD
发明人： TAKANO MITSUHIRO
IPC分类号： H04B10/07 , H04B10/035 , H04B10/077 , H04B10/079 , H04M3/22
摘要： PURPOSE:To always supervise incoming/outgoing optical subscriber line on which customer station equipment is disconnected from a power source by sending a line supervisory signal from a station onto the outgoing optical subscriber line, directly folding it with the customer station equipment, and supervising it with the station while the customer station equipment is disconnected from the power source. CONSTITUTION:When a power source switch 16 in customer station optical termination equipment 9 is turned off, a power source disconnection signal generated in a power source disconnection signal generating part 13 is transmitted to a station 1 side as the power source disconnection signal for an electrical incoming signal, then an optical folding part 10 is set at a folding condition. On the other hand, when the power source disconnection signal is detected in the station optical termination equipment 1, the line supervisory signal is sent from a line supervisory signal generating part 2 to the customer station equipment 9 side, and the optical signal is folded by the optical folding part 10 in the customer station optical termination equipment 9, and returned to the station optical termination equipment 1 again. Thus, when the customer private equipment 9 is disconnected from the power source, the normality of incoming and outgoing optical subscriber lines 8 and 15 can be confirmed.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式