会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Memory circuit having compressed testing function
    • 存储电路具有压缩测试功能
    • US06731553B2
    • 2004-05-04
    • US10270196
    • 2002-10-15
    • Shinya FujiokaWaichiro FujiedaKota Hara
    • Shinya FujiokaWaichiro FujiedaKota Hara
    • G11C700
    • G11C29/40
    • A multi-bit output configuration memory circuit comprises: a memory core having a normal cell array and a redundant cell array, which have a plurality of memory cells; N output terminals which respectively output N-bit output read out from the memory core; an output circuit provided between the output terminals and the memory core, which detects whether each L-bit output of the N-bit output (N=L×M) read out from said memory core matches or not and outputs a compressed output which becomes the output data in the event of a match while becomes a third state in the event of a non-match, to a first output terminal of the N output terminals. Responding to each of a plurality of test commands or the test control signals of the external terminals, the compressed output of the M groups of L-bit output is outputted in time shared.
    • 多比特输出配置存储器电路包括:具有正常单元阵列的存储器核心和具有多个存储单元的冗余单元阵列; N个输出端子,分别输出从存储器芯读出的N位输出; 输出电路,设置在输出端子和存储器核心之间,其检测从所述存储器芯片读出的N位输出(N = L×M)的每个L位输出是否匹配,并输出成为输出的压缩输出 在匹配的情况下的数据在不匹配的情况下变为第三状态时,输出到N个输出端的第一输出端。 响应多个测试命令或外部终端的测试控制信号中的每一个,M个组的L位输出的压缩输出以时间共享的形式被输出。