会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 61. 发明授权
    • Multi-stage resettable sigma-delta converters
    • 多级可复位Σ-Δ转换器
    • US07782239B2
    • 2010-08-24
    • US12259697
    • 2008-10-28
    • Johan Peter VanderhaegenChristoph Lang
    • Johan Peter VanderhaegenChristoph Lang
    • H03M1/66
    • H03M3/39H03M3/414
    • A resettable multi-stage sigma-delta analog-to-digital (A/D) converter enables a sampled analog signal to be resolve with fewer cycles than a resettable single sigma-delta A/D converter. The resettable multi-stage converter includes a cascade of at least two resettable sigma-delta loops having a total number of integrators and an allocation of delays, a digital decimation filter, the digital decimation filter being coupled to the at least two resettable sigma-delta loops and the digital decimation filter includes a cascade of integrators, a number of the integrators in the cascade of integrators for the decimation filter being equal to the total number of integrators in the cascade of at least two resettable sigma-delta loops and an allocation of delays in the cascade of integrators being equal to the allocation of delays in the cascade of at least two resettable sigma-delta loops, a plurality of A/D converters having a resolution that is less than a resolution of the resettable multi-stage sigma-delta A/D converter, a plurality of digital-to-analog (D/A) converters, the plurality of A/D converters and the plurality of D/A converters coupling the cascade of at least two resettable sigma-delta loops to the digital decimation filter, and a reset line coupled to the integrators in the cascade of integrators for the at least two resettable sigma-delta loops and coupled to the integrators in the cascade of integrators for the digital decimation filter.
    • 可复位多级Σ-Δ模数(A / D)转换器使采样模拟信号能够以比可复位单Σ-ΔA / D转换器更少的周期来解决。 可复位多级转换器包括具有总数量积分器和延迟分配的至少两个可复位Σ-Δ环路的级联,数字抽取滤波器,数字抽取滤波器耦合到至少两个可复位Σ- 环路和数字抽取滤波器包括级联的积分器,用于抽取滤波器的积分器级联中的多个积分器等于至少两个可复位Σ-Δ回路级联中的积分器的总数,并且分配 积分器级联中的延迟等于至少两个可复位Σ-Δ环路级联中的延迟分配,多个A / D转换器具有小于可复位多级Σ-Δ环的分辨率的分辨率, ΔA/ D转换器,多个数模(D / A)转换器,多个A / D转换器和多个D / A转换器耦合至少tw的级联 o可复位的Σ-Δ回路到数字抽取滤波器,以及复位线,耦合到用于至少两个可复位Σ-Δ回路的积分器级联中的积分器,并且耦合到用于数字抽取滤波器的积分器级联中的积分器 。
    • 64. 发明申请
    • Removing electrical noise in systems with ADCs
    • 消除带有ADC的系统中的电气噪声
    • US20070299635A1
    • 2007-12-27
    • US11475607
    • 2006-06-26
    • Christoph LangFernando Pancorbo
    • Christoph LangFernando Pancorbo
    • G06F17/10G06F17/40
    • H03M1/0678H03M1/0626H03M1/12
    • Signal processing systems and methods are described that include a multi-analog receiver front end with adaptive filtering. The multi-analog receiver front end uses two or more analog-to-digital converters (ADCs) to remove additive electrical noise present in the analog front end. The multiple ADCs are followed in the signal processing path by digital statistical signal processing. The multi-analog receiver front end adaptively determines the passband of a digital filter in a system with input signals having a wide frequency range of interest, and controls filtering of the input signals to the narrow frequency range that includes an input signal. The multi-analog receiver front end, through removal of additive noise, provides higher signal-to-noise ratios for a given power dissipation and chip area when compared to receiver front ends which do not use the multiple ADCs.
    • 描述信号处理系统和方法,其包括具有自适应滤波的多模拟接收器前端。 多模拟接收机前端使用两个或更多个模数转换器(ADC)来消除模拟前端中存在的附加电噪声。 通过数字统计信号处理在信号处理路径中跟随多个ADC。 多模拟接收器前端通过输入信号具有较宽的频率范围自适应地确定系统中的数字滤波器的通带,并且将输入信号的滤波控制到包括输入信号的窄频率范围。 与不使用多个ADC的接收机前端相比,通过去除附加噪声,多模拟接收机前端为给定的功耗和芯片面积提供了更高的信噪比。
    • 66. 发明授权
    • Energy-efficient wireless communication scheme for wind turbines
    • 节能型风力发电机无线通信方案
    • US08786118B2
    • 2014-07-22
    • US13189467
    • 2011-07-22
    • Christoph LangMahito AndoRalf SchmidtLakshmi VenkatramanPeter Volkmer
    • Christoph LangMahito AndoRalf SchmidtLakshmi VenkatramanPeter Volkmer
    • F03D9/00
    • G01D21/00F03D7/047F05B2260/80F05B2270/17F05B2270/808Y02E10/723
    • A method of operating a wind turbine includes providing a wind turbine having a plurality of blades. A respective sensor is attached to each of the blades. First measurements of a structural characteristic of each of the blades are repeatedly taken by use of the sensors. A tolerance band is established for the measurements. Signals indicative of the first measurements are wirelessly transmitted only if the first measurements are outside of the tolerance band. The transmitted signals are received at a controller. An actuator signal is sent from the controller to at least one actuator associated with the blades. The sending is in response to the receiving of the transmitted signals. At least one of the blades is actuated dependent upon the actuator signal. The actuating is performed by the at least one actuator. Second measurements of the structural characteristic of each of the blades are repeatedly taken by use of the sensors after the actuating step. The wirelessly transmitting, receiving, sending and actuating steps are repeated for the second measurements.
    • 一种操作风力涡轮机的方法包括提供具有多个叶片的风力涡轮机。 相应的传感器附接到每个叶片。 通过使用传感器来重复地进行每个叶片的结构特征的第一测量。 建立了测量公差带。 仅当第一测量值超出公差带宽时,指示第一测量的信号才被无线传输。 所发送的信号在控制器处被接收。 致动器信号从控制器发送到与叶片相关联的至少一个致动器。 发送是响应于所发送的信号的接收。 至少一个叶片根据致动器信号被致动。 致动由至少一个致动器执行。 在致动步骤之后,通过使用传感器来重复地进行每个叶片的结构特征的第二测量。 对第二次测量重复无线发送,接收,发送和启动步骤。
    • 69. 发明申请
    • Multi-Stage Resettable Sigma-Delta Converters
    • 多级可复位Σ-Δ转换器
    • US20100103012A1
    • 2010-04-29
    • US12259697
    • 2008-10-28
    • Johan Peter VanderhaegenChristoph Lang
    • Johan Peter VanderhaegenChristoph Lang
    • H03M3/00
    • H03M3/39H03M3/414
    • A resettable multi-stage sigma-delta analog-to-digital (A/D) converter enables a sampled analog signal to be resolve with fewer cycles than a resettable single sigma-delta A/D converter. The resettable multi-stage converter includes a cascade of at least two resettable sigma-delta loops having a total number of integrators and an allocation of delays, a digital decimation filter, the digital decimation filter being coupled to the at least two resettable sigma-delta loops and the digital decimation filter includes a cascade of integrators, a number of the integrators in the cascade of integrators for the decimation filter being equal to the total number of integrators in the cascade of at least two resettable sigma-delta loops and an allocation of delays in the cascade of integrators being equal to the allocation of delays in the cascade of at least two resettable sigma-delta loops, a plurality of A/D converters having a resolution that is less than a resolution of the resettable multi-stage sigma-delta A/D converter, a plurality of digital-to-analog (D/A) converters, the plurality of A/D converters and the plurality of D/A converters coupling the cascade of at least two resettable sigma-delta loops to the digital decimation filter, and a reset line coupled to the integrators in the cascade of integrators for the at least two resettable sigma-delta loops and coupled to the integrators in the cascade of integrators for the digital decimation filter.
    • 可复位多级Σ-Δ模数(A / D)转换器使采样模拟信号能够以比可复位单Σ-ΔA / D转换器更少的周期来解决。 可复位多级转换器包括具有总数量积分器和延迟分配的至少两个可复位Σ-Δ环路的级联,数字抽取滤波器,数字抽取滤波器耦合到至少两个可复位Σ- 环路和数字抽取滤波器包括级联的积分器,用于抽取滤波器的积分器级联中的多个积分器等于至少两个可复位Σ-Δ环路级联中的积分器的总数,并且分配 积分器级联中的延迟等于至少两个可复位Σ-Δ环路级联中的延迟分配,多个A / D转换器具有小于可复位多级Σ-Δ环的分辨率的分辨率, ΔA/ D转换器,多个数模(D / A)转换器,多个A / D转换器和多个D / A转换器耦合至少tw的级联 o可复位的Σ-Δ回路到数字抽取滤波器,以及复位线,耦合到用于至少两个可复位Σ-Δ回路的积分器级联中的积分器,并且耦合到用于数字抽取滤波器的积分器级联中的积分器 。
    • 70. 发明申请
    • System and method for measuring DC offset in a sensor output by modulating a signal-independent operating parameter of the sensor
    • 通过调制传感器的信号无关操作参数来测量传感器输出中的直流偏移的系统和方法
    • US20090210185A1
    • 2009-08-20
    • US12070641
    • 2008-02-20
    • Pedram LajevardiValdimir Plamenov PetkovChristoph Lang
    • Pedram LajevardiValdimir Plamenov PetkovChristoph Lang
    • G01D18/00G06F19/00
    • G01D3/036
    • A sensor circuit enables detection of DC offset in a sensor output signal. The sensor circuit includes a sensor that generates a sensor output signal corresponding to a physical signal coupled to an input of the sensor, and a modulator that generates a modulation signal, the modulator being coupled to the sensor to modulate a physical parameter of the sensor and to enable a DC offset to be separated from the sensor output signal. To enable the circuit to measure the DC offset even though the sensor output signal is inversely proportional to the output signal, the circuit includes a feedback circuit configured to generate a feedback signal. The feedback signal is coupled to the input of the sensor to enable the physical parameter of the sensor to be modulated without modulating a portion of the sensor output signal attributable to the physical signal being converted to an electrical signal by the sensor.
    • 传感器电路能够检测传感器输出信号中的直流偏移。 该传感器电路包括一个传感器,该传感器产生一个对应于耦合到该传感器输入端的物理信号的传感器输出信号,以及一个调制器,产生一个调制信号,该调制器耦合到该传感器以调制该传感器的一个物理参数, 以使DC偏移与传感器输出信号分离。 为了使电路测量DC偏移,即使传感器输出信号与输出信号成反比,电路包括被配置为产生反馈信号的反馈电路。 反馈信号耦合到传感器的输入,以使得能够调制传感器的物理参数,而不需要将由归因于物理信号的传感器输出信号的一部分转换成电信号传感器。