专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2013016168A2 SYSTEMS AND METHODS OF STORING DATA 审中-公开
标题翻译：存储数据的系统和方法
公开(公告)号：WO2013016168A2
公开(公告)日：2013-01-31
申请号：PCT/US2012/047545
申请日：2012-07-20
申请人： SANDISK TECHNOLOGIES INC. , SHARON, Eran , ALROD, Idan , LITSYN, Simon , LASSER, Menahem
发明人： SHARON, Eran , ALROD, Idan , LITSYN, Simon , LASSER, Menahem
IPC分类号： G06F11/10
CPC分类号： G11C7/1006 , G06F11/1044 , G06F11/1068 , G06F11/1072 , G11C11/5628 , G11C11/5642 , G11C16/0483 , G11C16/10 , G11C29/78 , G11C2211/5641
摘要： Systems and methods of storing data are disclosed.
摘要翻译：公开了存储数据的系统和方法。

2. 发明申请

WO2010035241A1 METHOD AND SYSTEM FOR ADAPTIVE CODING IN FLASH MEMORIES 审中-公开
标题翻译：闪存中自适应编码的方法和系统
公开(公告)号：WO2010035241A1
公开(公告)日：2010-04-01
申请号：PCT/IB2009/054222
申请日：2009-09-27
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , LITSYN, Simon , SHARON, Eran , ALROD, Idan , LASSER, menahem
发明人： LITSYN, Simon , SHARON, Eran , ALROD, Idan , LASSER, menahem
IPC分类号： G11C11/56 , G11C16/34
CPC分类号： G11C16/3404 , G06F11/1072 , G11C7/1006 , G11C11/5628 , G11C29/00 , G11C2211/5641
摘要： Bits are stored by attempting to set parameter value(s) of (a) cell(s) to represent some of the bits. In accordance with the attempt, an adaptive mapping of the bits to value ranges is provided and the value(s) is/are adjusted accordingly as needed. Or, to store (a) bit(s) in (a) cell(s), a default mapping of the bit(s) to a predetermined set of value ranges is provided and an attempt is made to set the cell value(s) accordingly. If, for one of the cells, the attempt sets the value such that the desired range is inaccessible, an adaptive mapping is provided such that the desired range is accessible. Or, to store (a) bit(s) in (a) cell(s), several mappings of the bϊt(s) to a predetermined set of ranges is provided. Responsive to an attempt to set the cell value(s) according to one of the mappings, the mapping to actually use is selected.
摘要翻译：通过尝试设置（a）单元的参数值来表示某些位来存储位。根据该尝试，提供了比特到值范围的自适应映射，并且根据需要相应地调整该值。或者，为了将（a）位（a）存储在（a）单元中，提供了该位的默认映射到预定的一组值范围，并尝试设置单元值（s ）。如果对于其中一个小区，尝试将值设置为使得期望的范围不可访问，则提供自适应映射，使得期望的范围是可访问的。或者，为了将（a）位（a）存储在（a）单元中，提供了b≤t（s）的几个映射到预定的范围集合。响应于根据映射之一设置单元格值，选择实际使用的映射。

3. 发明申请

WO2008075351A3 SOFT DECODING OF HARD AND SOFT BITS READ FROM A FLASH MEMORY 审中-公开
公开(公告)号：WO2008075351A3
公开(公告)日：2008-06-26
申请号：PCT/IL2007/001565
申请日：2007-12-19
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , ALROD, Idan , SHARON, Eran , LITSYN, Simon , LASSER, Menahem
发明人： ALROD, Idan , SHARON, Eran , LITSYN, Simon , LASSER, Menahem
IPC分类号： G11C16/26 , G11C11/56 , G06F11/10
摘要： To read one or more flash memory cells, the threshold voltage of each cell is compared to at least one integral reference voltage and to at least one fractional reference voltage. Based on the comparisons, a respective estimate probability measure of each bit of an original bit pattern of each cell is calculated. This provides a plurality of estimated probability measures. Based at least in part on at least two of the estimated probability measures, respective original bit patterns of the cells are estimated. Preferably, the estimated probability measures are initial probability measures that are transformed to final probability measures under the constraint that the bit pattern(s) (collectively) is/are a member of a candidate set, e.g. a set of codewords.

4. 发明申请

WO2009104063A1 METHOD AND DEVICE FOR ADAPTIVE DECODING USING GLOBAL PARITY BITS 审中-公开
标题翻译：使用全球特征位自适应解码的方法和装置
公开(公告)号：WO2009104063A1
公开(公告)日：2009-08-27
申请号：PCT/IB2008/055477
申请日：2008-12-21
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , LITSYN, Simon , SHARON, Eran , ALROD, Idan , LASSER, Menahem
发明人： LITSYN, Simon , SHARON, Eran , ALROD, Idan , LASSER, Menahem
IPC分类号： H03M13/29 , G06F11/10 , H03M13/11
CPC分类号： H03M13/2927 , G06F11/1068 , H03M13/1111 , H03M13/152 , H03M13/1545 , H03M13/2903 , H03M13/2906 , H03M13/3707 , H03M13/6362
摘要： Data bits to be encoded are split into a plurality of subgroups. Each subgroup is encoded separately to generate a corresponding codeword. Selected subsets are removed from the corresponding codewords, leaving behind shortened codewords, and are many- to-one transformed to condensed bits. The final codeword is a combination of the shortened codewords and the condensed bits. A representation of the final codeword is decoded by being partitioned to a selected subset and a plurality of remaining subsets. Each remaining subset is decoded separately. A subset whose decoding is terminated is decoded again, at least in part according to the selected subset. If the encoding and decoding are systematic then the selected subsets are of parity bits.
摘要翻译：要编码的数据位被分割成多个子组。每个子组被分别编码以产生相应的码字。所选择的子集从相应的码字中移除，留下缩短的码字，并且被多对一地转换成浓缩比特。最终码字是缩短的码字和浓缩比特的组合。最终码字的表示被分割成选定的子集和多个剩余子集。每个剩余子集被单独解码。解码终止的子集至少部分地根据所选择的子集被再次解码。如果编码和解码是系统的，则所选择的子集是奇偶校验位。

5. 发明申请

WO2013018080A1 ERROR-CORRECTION DECODING WITH REDUCED MEMORY AND POWER REQUIREMENTS 审中-公开
标题翻译：具有减少内存和电源要求的错误修正解码
公开(公告)号：WO2013018080A1
公开(公告)日：2013-02-07
申请号：PCT/IL2011/000617
申请日：2011-07-31
申请人： SANDISK TECHNOLOGIES, INC., A TEXAS CORPORATION , SHARON, Eran , ALROD, Idan , FAINZILBER, Omer , LITSYN, Simon
发明人： SHARON, Eran , ALROD, Idan , FAINZILBER, Omer , LITSYN, Simon
IPC分类号： H03M13/00
CPC分类号： H03M13/1105 , H03M13/1117 , H03M13/3715 , H03M13/6502
摘要： An example method is provided that includes receiving a representation of a codeword that includes a plurality of bits, and associating the bits with a respective plurality of one-bit hard-bit values representing the bits and multiple-bit soft-bit values representing measures of reliability of respective hard-bit values. The method includes for each of a plurality of iterations, updating a hard-bit/soft-bit value of one or more bits of a respective subset of the bits as a function of current hard-bit values of the subset's bits, and the current hard-bit and soft-bit values of the respective bit. For two iterations in which the current hard-bit and soft-bit values for each bit of a subset for both iterations is the same, the hard-bit/soft-bit value updated for any bit of the subset during one of the two iterations is the same as that computed for the respective bit during the other of the two iterations.
摘要翻译：提供了一种示例性方法，其包括接收包括多个比特的码字的表示，并且将比特与表示比特的相应多个一比特硬比特值和表示多个比特的度量的多比特软比特值相关联各个硬比特值的可靠性。该方法包括用于多个迭代中的每一个，作为该子集的比特的当前硬比特值的函数来更新比特的相应子集的一个或多个比特的硬比特/软比特值，以及当前相应位的硬比特和软比特值。对于两次迭代，其中对于两次迭代的子集的每个位的当前硬比特和软比特值是相同的，则在两次迭代之一期间为子集的任何比特更新的硬比特/软比特值与在两次迭代中的另一个中相应位计算的相同。

6. 发明申请

WO2009156877A1 METHOD AND APPARATUS FOR ERROR CORRECTION ACCORDING TO ERASE COUNTS OF A SOLID-STATE MEMORY 审中-公开
标题翻译：根据固态存储器的擦除次数进行错误校正的方法和装置
公开(公告)号：WO2009156877A1
公开(公告)日：2009-12-30
申请号：PCT/IB2009/051856
申请日：2009-05-06
申请人： SANDISK IL LTD. , ALROD, Idan , SHARON, Eran , LASSER, Menahem
发明人： ALROD, Idan , SHARON, Eran , LASSER, Menahem
IPC分类号： G06F11/10 , G06F11/00
CPC分类号： G06F11/1068
摘要： Embodiments of the present invention relate to methods and devices where an erase count is maintained for at least one block of solid state memory. Errors are corrected in data read from the solid state memory in accordance with the associated erase count of the memory block. In some embodiments, one or more of the following error-correction operations may be effected according to the associated erase count of a memory block from which the data is read: (i) a decoder and/or decoder mode is selected; (H) a decision to attempt correcting errors using a lighter-weight weight decoder (mode) and/or heavier weight decoder (mode) and/or faster decoder (mode) and/or slower decoder (mode) is made; (iii) a mode transition and/or error correction attempt resource budget is determined; (iv) a number of soft bits is determined; and (v) a decoding bus width size is selected.
摘要翻译：本发明的实施例涉及对至少一个固态存储器块维持擦除计数的方法和装置。根据存储器块的相关擦除次数，从固态存储器读取的数据中的错误被校正。在一些实施例中，可以根据从其读取数据的存储器块的相关联的擦除计数来实现以下纠错操作中的一个或多个：（i）选择解码器和/或解码器模式; （H）使用较轻权重解码器（模式）和/或较重权重解码器（模式）和/或更快解码器（模式）和/或较慢解码器（模式）进行纠错的决定; （iii）确定模式转换和/或纠错尝试资源预算; （iv）确定多个软比特; 和（v）选择解码总线宽度大小。

7. 发明申请

WO2011161622A1 OPTIMIZED FLASH MEMORY WITHOUT DEDICATED PARITY AREA AND WITH REDUCED ARRAY SIZE 审中-公开
标题翻译：优化的闪存，没有专用的区域和减少的阵列大小
公开(公告)号：WO2011161622A1
公开(公告)日：2011-12-29
申请号：PCT/IB2011/052706
申请日：2011-06-21
申请人： SANDISK IL LTD. , SHARON, Eran , ALROD, Idan , LITSYN, Simon
发明人： SHARON, Eran , ALROD, Idan , LITSYN, Simon
IPC分类号： G11C11/56 , G06F11/10 , G11C16/10
CPC分类号： G06F12/0246 , G06F11/1072 , G06F11/1076 , G11C7/1006 , G11C11/5628 , G11C16/10 , G11C29/00 , G11C2211/5641 , H03M13/05
摘要： A method and system for optimizing flash memory without dedicated parity area and with reduced array size. The memory size of a multi level cell (MLC) flash is reduced and controller operation is simplified. Simplified operation includes the controller being able to program each host data page to an integer number of flash pages. A maximal available information bits per cell (IBPC) is maintained in a flash device while also maximizing the programming throughput of the flash. Features include the ability to dynamically select which number of cell states is used by flash memory cells.
摘要翻译：一种用于优化闪存而没有专用奇偶校验区和减小阵列大小的方法和系统。多级单元（MLC）闪存的存储器容量减小，控制器操作简化。简化操作包括控制器能够将每个主机数据页面编程为整数个闪存页面。在闪存设备中维护每个单元（IBPC）的最大可用信息位，同时还使闪存的编程吞吐量最大化。特性包括动态选择闪存单元使用哪些单元状态的能力。

8. 发明申请

WO2011010286A4 COMPACT DECODING OF PUNCTURED CODES 审中-公开
公开(公告)号：WO2011010286A4
公开(公告)日：2011-01-27
申请号：PCT/IB2010/053317
申请日：2010-07-21
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , SHARON, Eran , ALROD, Idan , LITSYN, Simon
发明人： SHARON, Eran , ALROD, Idan , LITSYN, Simon
IPC分类号： H03M13/00 , H03M13/25 , H04L1/00
摘要： k input bits are encoded according to a code with which is associated a m x n=m+k parity check matrix H . The resulting codeword is punctured, with n' bits. The punctured codeword is exported to a corrupting medium such as a communication channel or a memory. A representation of the punctured codeword is imported from the corrupting medium and is decoded using a matrix H' that is smaller than H . For example, H' is m'=m~(n-n ') x n' and is derived by merging selected rows of H . Alternatively, H has at most m rows and fewer than n columns but more than n' columns. Alternatively, H has fewer than m'=m-(n-n') rows and fewer than n' columns.

9. 发明申请

WO2009156935A4 USING DAMPING FACTORS TO OVERCOME LDPC TRAPPING SETS 审中-公开
公开(公告)号：WO2009156935A4
公开(公告)日：2009-12-30
申请号：PCT/IB2009/052662
申请日：2009-06-22
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , SHARON, Eran , LITSYN, Simon , ALROD, Idan
发明人： SHARON, Eran , LITSYN, Simon , ALROD, Idan
IPC分类号： H03M13/11
摘要： To decode a representation, imported from a channel, of a codeword that encodes K information bits as N>K codeword bits, estimates of the codeword bits are updated by exchanging messages between JV bit nodes and N-K check nodes of a graph in a plurality of iterations. In each of one or more of the iterations, some or all values associated with the bit nodes, and/or some or all values associated with check nodes, and/or some or all messages are modified in a manner that depends explicitly on the ordinality of the iteration and is independent of any other iteration. Alternatively, the modifications are according to respective locally heteromorphic rules.

10. 发明申请

WO2008129533A1 ADAPTIVE DYNAMIC READING OF FLASH MEMORIES 审中-公开
标题翻译：闪存的自适应动态读取
公开(公告)号：WO2008129533A1
公开(公告)日：2008-10-30
申请号：PCT/IL2008/000506
申请日：2008-04-13
申请人： RAMOT AT TEL AVIV UNIVERSITY LTD. , LITSYN, Simon , ALROD, Idan , SHARON, Eran
发明人： LITSYN, Simon , ALROD, Idan , SHARON, Eran
IPC分类号： G11C16/28 , G11C11/56
CPC分类号： G11C16/10 , G11C11/5628 , G11C11/5642 , G11C16/28 , G11C2211/5634
摘要： Each of a plurality of flash memory cells is programmed to a respective one of L ≥2 threshold voltage states within a threshold voltage window. Values of parameters of threshold voltage functions are adjusted in accordance with comparisons of the threshold voltages of some or all of the cells to two or more of m ≥2 threshold voltage intervals within the threshold voltage window. Reference voltages for reading the cells are selected based on the values. Alternatively, the m threshold voltage intervals span the threshold voltage window, and respective threshold voltage states are assigned to the cells based on numbers of cells whose threshold voltages are in the intervals, without re-reading the cells.
摘要翻译：多个闪存单元中的每一个被编程为阈值电压窗口内的L = 2个阈值电压状态中的相应一个。根据阈值电压窗口内的一些或所有单元的阈值电压与两个或更多个m = 2个阈值电压间隔的比较，调整阈值电压函数的参数值。基于这些值来选择用于读取单元的参考电压。或者，m阈值电压间隔跨越阈值电压窗口，并且基于阈值电压处于间隔中的单元的数量而将各个阈值电压状态分配给单元，而不重新读取单元。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式