专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

US20240303209A1 CONTINUOUS ADAPTIVE DATA CAPTURE OPTIMIZATION FOR INTERFACE CIRCUITS 审中-公开
公开(公告)号：US20240303209A1
公开(公告)日：2024-09-12
申请号：US18665365
申请日：2024-05-15
申请人： Uniquify, Inc.
发明人： Jung Lee , Venkat Iyer , Brett Murdock
IPC分类号： G06F13/362 , G06F13/16 , G06F13/42 , G11C8/18 , G11C29/02 , H03K5/00 , H03K5/133 , H03K5/14 , H03L7/08 , H03L7/081 , H03L7/10
CPC分类号： G06F13/3625 , G06F13/1689 , G06F13/4256 , G11C8/18 , G11C29/022 , G11C29/023 , G11C29/028 , H03K5/133 , H03K5/14 , H03L7/08 , H03L7/0812 , H03L7/10 , H03K2005/00019
摘要： A method for operating a data interface circuit whereby calibration adjustments for data bit capture are made without disturbing normal system operation includes initially establishing, using a first calibration method where a data bit pattern received by the data interface circuit is predictable, an optimal sampling point for sampling data bits received by the data interface circuit, and during a normal system operation and without disturbing the normal system operation, performing a second calibration method where the data bit pattern received by the data interface circuit is unpredictable. The second calibration method determines an amount of a timing drift for received data bit edge transitions and adjusts the optimal timing point determined by the first calibration method to create a revised optimal timing point. The second calibration method samples fringe timing points associated with the transition edges of a data bit.

2. 发明授权

US11669483B2 Trigger/array for using multiple cameras for a cinematic effect 有权
公开(公告)号：US11669483B2
公开(公告)日：2023-06-06
申请号：US17555516
申请日：2021-12-20
申请人： Christian Cicerone
发明人： Christian Cicerone
IPC分类号： G06F13/00 , G06F13/42 , G06F13/40
CPC分类号： G06F13/4256 , G06F13/409 , G06F13/4054 , G06F13/4068 , G06F13/4213
摘要： An apparatus includes a plurality of output ports and a processor. The output ports may each be configured to connect to a respective trigger device and generate an output signal to activate the respective trigger device. The processor may be configured to determine a number of the trigger devices connected to the output ports, determine a timing between each of the number of the trigger devices connected, convert the timing for each of the trigger devices to fit a standard timing using offset values specific to each of the trigger devices and perform a trigger routine to trigger the output signal for each of the trigger devices connected. The trigger routine may activate each of the trigger devices connected according to an event. The offset values may delay triggering the trigger devices to ensure that the trigger devices are sequentially activated at intervals that correspond consistently with the standard timing.

3. 发明授权

US10869402B2 Expansion module system 有权
公开(公告)号：US10869402B2
公开(公告)日：2020-12-15
申请号：US16705827
申请日：2019-12-06
申请人： Honeywell International Inc.
发明人： Jim Triplett
IPC分类号： G06F13/42 , G06F13/40 , H05K7/02 , H05K7/14 , G05B19/042 , H04L12/64
CPC分类号： H05K7/026 , G05B19/0423 , G06F13/4256 , H04L12/6418 , H05K7/1477 , G05B2219/21039 , G06F13/4045 , G06F13/4247
摘要： A system and approach that may connect communication modules together in a daisy chain fashion as an expansion bus. A communication module may be connected with a data bus and a voltage bus to a baseboard having a controller. The communication module may have a multi-port universal serial bus hub connected to the data bus from the expansion connector, an electronic device connected to the hub and the voltage regulator. Another communication module having a similar structure as the first communication module may be connected to the first communication module via a data bus between the multiport hub of the first expansion module and a universal serial bus hub of the other communication module, and may have a voltage bus connected to the voltage bus of the first communication module. More communication modules may be connected in a daisy chain or serial fashion to a preceding module, and so on.

4. 发明授权

US10628376B2 Method and system for enumerating digital circuits in a system-on-a-chip (SOC) 有权
公开(公告)号：US10628376B2
公开(公告)日：2020-04-21
申请号：US16508964
申请日：2019-07-11
申请人： INTERNATIONAL BUSINESS MACHINES CORPORATION
发明人： Thomas B. Chadwick, Jr. , Michael R. Ouellette , Nancy H. Pratt
IPC分类号： G06F15/78 , G06F13/42 , G11C19/00 , G06F13/40
CPC分类号： G06F15/7817 , G06F13/4068 , G06F13/4247 , G06F13/4256 , G11C19/00
摘要： Methods and systems for enumerating digital circuits in a system-on-a-chip (SOC) are disclosed. The method includes incrementing an enumeration value received from a previous enumerable instance to uniquely identify an immediately adjacent enumerable instance of a plurality of enumerable instances in a daisy chain configuration.

5. 发明授权

US09813063B2 Method of using a field-effect transistor as a current sensing device 有权
公开(公告)号：US09813063B2
公开(公告)日：2017-11-07
申请号：US14705600
申请日：2015-05-06
申请人： Apple Inc.
发明人： Gary L. Stirk , Karthik Kadirvel
IPC分类号： H03K19/0175 , G01R31/36 , H02J7/00 , H03L7/00 , G06F13/42
CPC分类号： H03K19/017509 , G01R31/3655 , G01R31/3675 , G06F13/4256 , H02J7/0021 , H02J7/0026 , H02J7/0052 , H02J7/0068 , H02J7/007 , H02J2007/0059 , H03L7/00 , Y02D10/14 , Y02D10/151
摘要： An apparatus may include one or more registers configured to store a plurality of values, and an analog-to-digital converter (ADC). Each value of the plurality of values may correspond to a characteristic of a transistor at a respective temperature value. The ADC may be configured to generate a digital value corresponding to a difference in voltage levels between a first terminal and a second terminal of the transistor. The apparatus may further include a sensor configured to measure a temperature, and control logic configured to generate a first voltage level at a control terminal of the transistor and receive the digital value from the ADC. The control logic may be further configured to determine, during a first operational mode, a current passing through the transistor dependent upon the digital value, at least one value of the plurality of values, and the temperature.

6. 发明授权

US09680491B2 Signal processing circuit 有权
公开(公告)号：US09680491B2
公开(公告)日：2017-06-13
申请号：US15251619
申请日：2016-08-30
申请人： YOKOGAWA ELECTRIC CORPORATION
发明人： Junichi Iwashita
IPC分类号： H03M1/12 , G06F13/42
CPC分类号： H03M1/12 , G06F13/4247 , G06F13/4256
摘要： A signal processing circuit includes: a plurality of daisy chain-connected AD converters each including a data ready output terminal, a synchronizing signal input terminal, and a serial clock input terminal; a calculator connected to the data ready output terminal of any of the AD converters and for outputting a serial clock to the serial clock input terminal of each of the AD converters when a data ready signal is input; and a reset processor included in the calculator and for outputting a synchronizing signal to the synchronizing signal input terminal of each of the AD converters when an output time lag among data ready signals from each of the AD converters is detected for a predetermined number of times.

7. 发明申请

US20170075837A1 CONTINUOUS ADAPTIVE DATA CAPTURE OPTIMIZATION FOR INTERFACE CIRCUITS 有权
标题翻译：用于接口电路的连续自适应数据采集优化
公开(公告)号：US20170075837A1
公开(公告)日：2017-03-16
申请号：US15237473
申请日：2016-08-15
申请人： Uniquify, Inc.
发明人： Jung Lee , Venkat Iyer , Brett Murdock
IPC分类号： G06F13/362 , H03K5/13 , G06F13/42
CPC分类号： G06F13/3625 , G06F13/1689 , G06F13/4256 , G11C8/18 , G11C29/022 , G11C29/023 , G11C29/028 , H03K5/133 , H03K5/14 , H03K2005/00019 , H03L7/08 , H03L7/0812 , H03L7/10
摘要： A data interface circuit wherein calibration adjustments for data bit capture are made without disturbing normal system operation, is described. A plurality of DLL capture and delay circuits for sampling a trained optimal sampling point as well as leading and trailing sampling points are defined. A first stream of data bits is input to the data interface circuit and using a first calibration method, a first optimal sampling point for sampling the data bits input is established. A second stream of data bits is input to the data interface circuit during normal system operation. A second calibration method is performed that is different from the first, the second calibration method being performed whereby: at least one reference data path is established for sampling transition edges of the second stream of data bits input to the data interface during normal system operation. Several fringe timing points are sampled, whereby several of the plurality of fringe timing points are associated with each of the transition edges of the second stream of data bits input to the data interface circuit. The drift amount is compared with a drift correction threshold value and the first optimal sampling point is shifted in time by the drift amount to revise the first optimal sampling point.
摘要翻译：描述了数据接口电路，其中进行用于数据位捕获的校准调整而不干扰正常的系统操作。定义了用于采样经过训练的最佳采样点以及前导和后采样点的多个DLL捕获和延迟电路。第一数据比特流被输入到数据接口电路，并且使用第一校准方法，建立用于采样数据位输入的第一最佳采样点。在正常的系统操作期间，第二数据位流被输入到数据接口电路。执行与执行第一，第二校准方法不同的第二校准方法，由此：建立至少一个参考数据路径，用于在正常系统操作期间对输入到数据接口的第二数据位流进行采样过渡沿。多个边缘定时点被采样，其中多个边缘定时点中的几个与输入到数据接口电路的第二数据位流的每个过渡边缘相关联。将漂移量与漂移校正阈值进行比较，并且第一最佳采样点在时间上偏移漂移量以修改第一最佳采样点。

8. 发明申请

US20160295732A1 EXPANSION MODULE SYSTEM 审中-公开
标题翻译：扩展模块系统
公开(公告)号：US20160295732A1
公开(公告)日：2016-10-06
申请号：US14673742
申请日：2015-03-30
申请人： Honeywell International Inc.
发明人： Jim Triplett
IPC分类号： H05K7/02 , H01R43/16 , H01R24/60
CPC分类号： H05K7/026 , G05B19/0423 , G05B2219/21039 , G06F13/4045 , G06F13/4256 , H01R24/60 , H01R43/16 , H04L12/6418 , H05K7/1477
摘要： A system and approach that may connect communication modules together in a daisy chain fashion as an expansion bus. A communication module may be connected with a data bus and a voltage bus to a baseboard having a controller. The communication module may have a multi-port universal serial bus hub connected to the data bus from the expansion connector, an electronic device connected to the hub and the voltage regulator. Another communication module having a similar structure as the first communication module may be connected to the first communication module via a data bus between the multiport hub of the first expansion module and a universal serial bus hub of the other communication module, and may have a voltage bus connected to the voltage bus of the first communication module. More communication modules may be connected in a daisy chain or serial fashion to a preceding module, and so on in a similar manner.
摘要翻译：可以以菊花链方式将通信模块连接在一起作为扩展总线的系统和方法。通信模块可以与数据总线和电压总线连接到具有控制器的基板。通信模块可以具有从扩展连接器连接到数据总线的多端口通用串行总线集线器，连接到集线器的电子设备和电压调节器。具有与第一通信模块相似结构的另一通信模块可以经由第一扩展模块的多端口集线器和另一通信模块的通用串行总线集线器之间的数据总线连接到第一通信模块，并且可以具有电压总线连接到第一通信模块的电压总线。更多的通信模块可以以菊花链或串行方式连接到前一个模块，以此类推。

9. 发明授权

US09460035B2 Method for operating a slave node of a digital bus system 有权
标题翻译：用于操作数字总线系统的从节点的方法
公开(公告)号：US09460035B2
公开(公告)日：2016-10-04
申请号：US14264086
申请日：2014-04-29
申请人： GE Energy Power Conversion GmbH
发明人： Thorsten Opitz , Frank Wothe
IPC分类号： H04J3/24 , G06F13/362 , H04L1/00 , G06F13/42 , H04L12/40 , H04L12/403
CPC分类号： G06F13/362 , G06F13/4256 , H04L1/0083 , H04L12/40032 , H04L12/403 , H04L2012/40221 , H04L2212/00
摘要： A method for operating a slave node of a digital bus system is described. The slave node comprises two sending and receiving devices. In the bus system, an input data frame is sent to a master node in input direction. The slave node receives the input data frame by the first sending and receiving device. The slave node stores service data packets contained in the input data frame in a FIFO memory. The slave node attaches at least one process data packet of its own to a last process data packet in the input data frame. The slave node attaches the service data packets to the process data packet, which is now last, in the input data frame. The slave node sends the input data frame, which was changed in this manner, to the next node in input direction by the second sending and receiving device.
摘要翻译：描述了一种用于操作数字总线系统的从节点的方法。从节点包括两个发送和接收设备。在总线系统中，输入数据帧沿输入方向发送到主节点。从节点由第一发送和接收设备接收输入数据帧。从节点将包含在输入数据帧中的服务数据分组存储在FIFO存储器中。从节点将至少一个自身的过程数据包连接到输入数据帧中的最后一个过程数据包。从节点将服务数据分组附加到输入数据帧中的最后的过程数据分组。从节点通过第二发送和接收设备将输入数据帧以这种方式发送到输入方向的下一个节点。

10. 发明授权

US09448959B2 Two-wire communication protocol engine 有权
标题翻译：双线通信协议引擎
公开(公告)号：US09448959B2
公开(公告)日：2016-09-20
申请号：US14063886
申请日：2013-10-25
申请人： ANALOG DEVICES, INC.
发明人： William Hooper , Martin Kessler , Lewis F. Lahr , Michael Giancioppo
IPC分类号： G06F13/00 , G06F13/42 , G06F13/364 , H04B3/50 , H04L1/16 , H04L1/00
CPC分类号： G06F13/42 , G06F13/364 , G06F13/4256 , G06F13/4273 , H04B3/50 , H04L1/16 , H04L2001/0093
摘要： In an example embodiment, a two-wire communication protocol engine manages control and data transmissions in a bi-directional, multi-node bus system where each node is connected over a twisted wire pair bus to another node. Some embodiments include a state machine that allows for synchronized updates of configuration data across the system, a distributed interrupt system, a synchronization pattern based on data coding used in the system, and data scrambling applied to a portion of the data transmitted over the twisted wire pair bus. The multi-node bus system comprises a master node and a plurality of slave nodes. The slave nodes can be powered over the twisted wire pair bus.
摘要翻译：在示例实施例中，双线通信协议引擎管理双向多节点总线系统中的控制和数据传输，其中每个节点通过双绞线总线连接到另一节点。一些实施例包括允许跨系统同步更新配置数据的状态机，分布式中断系统，基于系统中使用的数据编码的同步模式，以及应用于通过绞线传输的数据的一部分的数据加扰对公车。多节点总线系统包括主节点和多个从节点。从节点可以通过双绞线对总线供电。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式