会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Configuration features in a configurable logic array
    • 可配置逻辑阵列中的配置功能
    • US5336950A
    • 1994-08-09
    • US15415
    • 1993-02-08
    • Sanjay PopliScott PickettDavid HawleyShankar MoniRafael C. Camarota
    • Sanjay PopliScott PickettDavid HawleyShankar MoniRafael C. Camarota
    • H03K17/22H03K19/003H03K19/173H03K19/177
    • H03K19/17736H03K17/223H03K19/00361H03K19/1736H03K19/17704H03K19/17728
    • The present invention is directed to various configuration features of a logic array that includes a plurality of individually configurable logic cells arranged in a matrix. These features include reconfiguration logic for reconfiguring logic cells in a selected portion of the matrix using a window-based protocol. The array also includes configuration data storage means for storing configuration data utilizable for configuring the logic elements, wherein each logic element includes a working data storage register, and reset circuitry for modifying the configuration data without modifying the working data. The array further includes read disable circuitry and write disable circuitry for disabling read access and write access, respectively, to the configuration data. The array further includes a comparison protocol mechanism for checking the configuration data against data on the array pins. The array further includes a configuration circuit for generating external addresses and that can be controlled through a data configuration file fetched from an external storage medium.
    • 本发明涉及包括以矩阵形式布置的多个可单独配置的逻辑单元的逻辑阵列的各种配置特征。 这些特征包括用于使用基于窗口的协议来重新配置矩阵的选定部分中的逻辑单元的重配置逻辑。 该阵列还包括用于存储可用于配置逻辑元件的配置数据的配置数据存储装置,其中每个逻辑元件包括工作数据存储寄存器和用于在不修改工作数据的情况下修改配置数据的复位电路。 该阵列还包括分别用于禁用对配置数据的读取和写入访问的读取禁止电路和写入禁止电路。 该阵列还包括用于根据阵列引脚上的数据检查配置数据的比较协议机制。 阵列还包括用于生成外部地址并且可以通过从外部存储介质取出的数据配置文件进行控制的配置电路。
    • 4. 发明授权
    • Programmable logic device
    • 可编程逻辑器件
    • US06294925B1
    • 2001-09-25
    • US09440460
    • 1999-11-15
    • Albert ChanJu ShenCyrus Y. TsuiRafael C. Camarota
    • Albert ChanJu ShenCyrus Y. TsuiRafael C. Camarota
    • H03K19177
    • H03K19/17728H03K17/163
    • An improved programmable logic device that generates output signals skewed in time includes a set of I/O cells and first and second logic circuits. Each logic circuit generates a logic output signal on a respective output line coupled to at least one of the I/O cells. A first delay element coupled to the output line of the first logic circuit is programmably operable to delay the output signal of the first logic circuit relative to the output signal of the second logic circuit in response to a first delay control signal. A second delay element coupled to the output line of the second logic circuit is programmably operable to delay the output signal of the second logic circuit relative to the output signal of the first logic circuit in response to a second delay control signal. Control circuitry generates the first and second delay control signals so as to prevent simultaneous switching of the logic output signals of the first and second logic circuits. This invention may be used to delay output signals which are not time-critical, allowing fast switching of the limited number of time-critical macrocell output signals.
    • 产生在时间上偏斜的输出信号的改进的可编程逻辑器件包括一组I / O单元和第一和第二逻辑电路。 每个逻辑电路在耦合到至少一个I / O单元的相应输出线上产生逻辑输出信号。 耦合到第一逻辑电路的输出线的第一延迟元件可编程地用于响应于第一延迟控制信号而相对于第二逻辑电路的输出信号延迟第一逻辑电路的输出信号。 耦合到第二逻辑电路的输出线的第二延迟元件可编程地可操作地响应于第二延迟控制信号而延迟第二逻辑电路相对于第一逻辑电路的输出信号的输出信号。 控制电路产生第一和第二延迟控制信号,以防止第一和第二逻辑电路的逻辑输出信号的同时切换。 本发明可以用于延迟不是时间关键的输出信号,允许有限数量的时间关键的宏单元输出信号的快速切换。
    • 5. 发明授权
    • Programmable logic cell and array with bus repeaters
    • 具有总线中继器的可编程逻辑单元和阵列
    • US5218240A
    • 1993-06-08
    • US935116
    • 1992-08-25
    • Rafael C. CamarotaFrederick C. FurtekWalford W. HoEdward H. Browder
    • Rafael C. CamarotaFrederick C. FurtekWalford W. HoEdward H. Browder
    • H03K19/177
    • H03K19/17736H03K19/17704H03K19/17728H03K19/17792
    • A programmable logic array comprising cells and a bus network in which the cells are arranged in a two-dimensional matrix of rows and columns and are interconnected by the bus network. The cells are also interconnected by a two-dimensional array of direct connections between a cell and its four nearest neighbors, one to its left (or to the West), one to its right (or to the East), one above it (or to the North) and one below it (or to the South). Each cell comprises eight inputs, eight outputs, means for multiplexing the eight inputs onto two leads and logic means that operate in response to the signals on the two leads to produce output signals which are applied to the eight outputs. The bus network comprises a local, a turning and an express bus for each row and column of the array and repeater means for partitioning said buses of a given row or column so as to form bus segments. The bus network provides for transfer of data to the cells of the array without using the cells as individual wires.
    • 一种包括单元和总线网络的可编程逻辑阵列,其中单元被布置在行和列的二维矩阵中,并且由总线网络互连。 细胞还通过细胞与其四个最近邻居之间的直接连接的二维阵列相互连接,一个在其左侧(或向西部),一个在其右侧(或向东部),一个在其上方(或 到北方)和其中一个(或南部)。 每个单元包括八个输入,八个输出,用于将八个输入复用到两个引线上的装置,以及响应于两个引线上的信号而工作以产生施加到八个输出的输出信号的逻辑装置。 总线网络包括用于阵列的每行和列的本地,转向和快速总线以及用于分配给定行或列的所述总线以形成总线段的中继器装置。 总线网络提供将数据传输到阵列的单元,而不使用单元作为单独的电线。
    • 7. 发明授权
    • Non-disruptive randomly addressable memory system
    • 无中断随机可寻址内存系统
    • US5805503A
    • 1998-09-08
    • US582516
    • 1996-01-03
    • Rafael C. Camarota
    • Rafael C. Camarota
    • G11C11/41G11C11/405G11C13/00H03K19/177
    • H03K19/17752H03K19/17704H03K19/17756H03K19/1776
    • An apparatus and method for reprogramming a reconfigurable-logic array is provided whereby a portion of the array can be reconfigured without disrupting the operation of the entire array. Avoiding total disruption of array operation typically requires that the configuration control signals, which determine the configuration of the array, remain substantially non-disrupted during a reprogramming operation. In one embodiment, the reprogramming operates by unique decoding in which an electrical path is established only between the particular storage elements being reprogrammed, thereby avoiding disruption of the configuration control signals provided by other storage elements. In other embodiments, buffers and/or read-modify-write techniques are used to minimize disruption of configuration control signals of storage elements not being reprogrammed.
    • 提供了一种用于重新编程可重构逻辑阵列的装置和方法,其中阵列的一部分可以被重新配置而不中断整个阵列的操作。 避免阵列操作的完全中断通常要求在重新编程操作期间确定阵列的配置的配置控制信号基本上不中断。 在一个实施例中,重编程通过唯一解码操作,其中仅在被重新编程的特定存储元件之间建立电路径,从而避免由其他存储元件提供的配置控制信号的中断。 在其他实施例中,使用缓冲器和/或读 - 修改 - 写入技术来最小化不被重新编程的存储元件的配置控制信号的中断。