专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5394397A Shared buffer memory type ATM communication system and method with a broadcast facility 失效
标题翻译：共享缓冲存储器类型ATM通信系统和方法与广播设施
公开(公告)号：US5394397A
公开(公告)日：1995-02-28
申请号：US38615
申请日：1993-03-29
申请人： Junichirou Yanagi , Yoshihiro Ashi , Takahiko Kozaki , Akihiko Takase , Takashi Nakashima
发明人： Junichirou Yanagi , Yoshihiro Ashi , Takahiko Kozaki , Akihiko Takase , Takashi Nakashima
IPC分类号： H04M3/42 , H04L12/18 , H04L12/761 , H04L12/931 , H04L12/951 , H04Q3/52 , H04Q11/04 , H04L12/56 , H04J3/26 , H04L12/48
CPC分类号： H04L12/5601 , H04L49/108 , H04L49/203 , H04L49/309
摘要： An ATM switching system which includes an input interface which is provided every incoming line and serves to convert header information of each input cell into internal routing information, a shared buffer memory and a cell writing control unit which forms normal cell list structures, which are prepared in correspondence to outgoing lines and in which a plurality of normal cells are chained together with their next addresses, and a broadcast cell list structure, in which a plurality of broadcast cells are chained together with their next addresses, in the shared buffer memory, and serves to add successively the input cells to ones of the list structures, which are selected in correspondence to respective internal routing information. The invention also includes a cell reading control unit which serves to fetch selectively the cell from the list structures formed in the shared buffer memory to distribute the cell thus fetched to the associated outgoing lines. The cell reading control unit includes a broadcast destination table for "storing broadcast destination specifying information for specifying the outgoing lines, through which the broadcast cell is to be output, using a bit pattern, in correspondence to the internal routing information of the broadcast cell".
摘要翻译：一种ATM交换系统，其包括为每条输入线路提供的输入接口，用于将每个输入单元的头信息转换为内部路由信息，共享缓冲存储器和形成正常小区列表结构的小区写入控制单元，其被准备对应于输出线，并且其中多个正常小区与其下一个地址一起链接在一起，以及广播小区列表结构，其中多个广播小区与其下一个地址一起连接在共享缓冲存储器中，以及用于将输入单元连续地添加到与各个内部路由信息相对应地选择的列表结构中的一个。本发明还包括一个单元读取控制单元，用于从形成在共享缓冲存储器中的列表结构中选择性地提取单元，以将由此提取的单元分配到相关联的输出行。小区读取控制单元包括：广播目的地表，用于根据广播小区的内部路由信息，使用位模式存储用于指定要输出广播小区的出行的广播目的地指定信息; 。

2. 发明授权

US5280475A Traffic shaping method and circuit 失效
标题翻译：流量整形方法及电路
公开(公告)号：US5280475A
公开(公告)日：1994-01-18
申请号：US745466
申请日：1991-08-14
申请人： Junichirou Yanagi , Akihiko Takase , Takahiko Kozaki , Shinobu Gohara
发明人： Junichirou Yanagi , Akihiko Takase , Takahiko Kozaki , Shinobu Gohara
IPC分类号： H04Q3/00 , H04L12/815 , H04L12/863 , H04L12/931 , H04L12/951 , H04Q11/04 , H04L12/56
CPC分类号： H04L12/5601 , H04L12/5602 , H04L49/108 , H04L49/255 , H04L49/3081 , H04Q11/0478 , H04L2012/568
摘要： A traffic shaping method and circuit of a packet switching system in which input packets having a fixed length and multiplexed on a plurality of inputs are multiplexed to be delivered on any output of a plurality of outputs, connects the input packet to a list structure using an address chain formed for each output, forms the list structure even for each line identifier provided in the packet, and assigns the identifier for each time slot of the output to take out the packet from the list structure, to thereby prevent the packet having the same identifier from being multiplexed and delivering to the output continuously.
摘要翻译：一种分组交换系统的流量整形方法和电路，其中具有固定长度并在多个输入上复用的输入分组被多路复用以在多个输出的任何输出上传送，将输入分组连接到列表结构，使用为每个输出形成的地址链，甚至对于分组中提供的每个行标识符也形成列表结构，并且分配输出的每个时隙的标识符以从列表结构中取出分组，从而防止具有相同的分组标识符被多路复用并连续传送到输出。

3. 发明授权

US5768274A Cell multiplexer having cell delineation function 失效
公开(公告)号：US5768274A
公开(公告)日：1998-06-16
申请号：US678659
申请日：1996-07-11
申请人： Masaru Murakami , Yozo Oguri , Yoshihiro Ashi , Katsuyoshi Tanaka , Takahiko Kozaki , Akihiko Takase , Morihito Miyagi
发明人： Masaru Murakami , Yozo Oguri , Yoshihiro Ashi , Katsuyoshi Tanaka , Takahiko Kozaki , Akihiko Takase , Morihito Miyagi
IPC分类号： H04J3/24 , H04L7/04 , H04L12/70 , H04Q11/04 , H04L12/56
CPC分类号： H04J3/247 , H04L7/048 , H04Q11/0478 , H04L2007/045 , H04L2012/5616 , H04L2012/5647 , H04L2012/5652 , H04L2012/5672 , H04L2012/5674
摘要： A cell multiplexer includes a multiplexing unit for time-divisionally multiplexing ATM cell signals given from a plurality of input lines, a write controller for storing cell signals outputted from the multiplexing unit in a buffer memory successively correspondingly to the input lines, a read controller for reading the cell signals stored in the buffer memory from the buffer memory in the form of data blocks synchronized with an ATM cell structure, and a cell delineation controller for detecting delineation states of the data blocks read out from the buffer memory, notifying the read controller of delineation control information corresponding to a result of the detection and transmitting data blocks read out in synchronism with a predetermined cell structure to the output line selectively, wherein the read controller determines the read beginning addresses of data blocks to be read out nextly correspondingly to the input lines on the basis of the delineation control information notified by the cell delineation controller.

4. 发明授权

US5570368A Cell multiplexer having cell delineation function 失效
标题翻译：信元复用器具有信元描绘功能
公开(公告)号：US5570368A
公开(公告)日：1996-10-29
申请号：US409691
申请日：1995-03-24
申请人： Masaru Murakami , Yozo Oguri , Yoshihiro Ashi , Katsuyoshi Tanaka , Takahiko Kozaki , Akihiko Takase , Morihito Miyagi
发明人： Masaru Murakami , Yozo Oguri , Yoshihiro Ashi , Katsuyoshi Tanaka , Takahiko Kozaki , Akihiko Takase , Morihito Miyagi
IPC分类号： H04J3/24 , H04L7/04 , H04L12/70 , H04Q11/04 , H04L12/56
CPC分类号： H04J3/247 , H04L7/048 , H04Q11/0478 , H04L2007/045 , H04L2012/5616 , H04L2012/5647 , H04L2012/5652 , H04L2012/5672 , H04L2012/5674
摘要： A cell multiplexer includes a multiplexing unit for time-divisionally multiplexing ATM cell signals given from a plurality of input lines, a write controller for storing cell signals outputted from the multiplexing unit in a buffer memory successively correspondingly to the input lines, a read controller for reading the cell signals stored in the buffer memory from the buffer memory in the form of data blocks synchronized with an ATM cell structure, and a cell delineation controller for detecting delineation states of the data blocks read out from the buffer memory, notifying the read controller of delineation control information corresponding to a result of the detection and transmitting data blocks read out in synchronism with a predetermined cell structure to the output line selectively, wherein the read controller determines the read beginning addresses of data blocks to be read out nextly correspondingly to the input lines on the basis of the delineation control information notified by the cell delineation controller.
摘要翻译：单元多路复用器包括用于对多个输入线提供的ATM信元进行时分多路复用的复用单元，用于将连续相应于输入线的多路复用单元输出的单元信号存储在缓冲存储器中的读控制器，以与ATM单元结构同步的数据块的形式从缓冲存储器读取存储在缓冲存储器中的单元信号;以及单元描绘控制器，用于检测从缓冲存储器读出的数据块的描画状态，通知读取控制器选择对应于与预定单元结构同步地读出的数据块的检测结果对应的描画控制信息到所述输出行，其中，所述读取控制器确定与所述读取控制信息相对应地读出的数据块的读取开始地址输入线根据描绘控制信息通知由细胞描绘控制器编辑。

5. 发明授权

US5710770A ATM cell switching system 失效
公开(公告)号：US5710770A
公开(公告)日：1998-01-20
申请号：US462532
申请日：1995-06-05
申请人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
发明人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
IPC分类号： H04J3/24 , H04L12/56 , H04Q11/04
CPC分类号： H04L12/5601 , H04J3/247 , H04L12/5602 , H04L45/04 , H04L49/108 , H04L49/203 , H04L49/255 , H04L49/256 , H04L49/3081 , H04Q11/0478 , H04L2012/5627 , H04L2012/5631 , H04L2012/5638 , H04L2012/5649 , H04L2012/565 , H04L2012/5651 , H04L2012/5652 , H04L2012/5672 , H04L2012/5679 , H04L2012/568 , H04L2012/5681 , H04L2012/5682
摘要： An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.

6. 再颁专利

USRE36751E ATM switching system connectable to I/O links having different transmission rates 失效
标题翻译： ATM交换系统可连接到具有不同传输速率的I / O链路
公开(公告)号：USRE36751E
公开(公告)日：2000-06-27
申请号：US430802
申请日：1995-04-26
申请人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
发明人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
IPC分类号： H04J3/24 , H04L12/56 , H04Q11/04
CPC分类号： H04Q11/0478 , H04J3/247 , H04L12/5601 , H04L12/5602 , H04L45/04 , H04L49/108 , H04L49/256 , H04L49/3081 , H04L2012/5627 , H04L2012/5651 , H04L2012/5652 , H04L2012/5672 , H04L2012/5681
摘要： An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.
摘要翻译： ATM交换系统包括具有多个输入端口和具有相同信元传输速率的多个输出端口的开关单元，以及多路复用器，用于将从至少两个输出端口输出的单元列复用为单个单元列，并输出该单元训练到高速输出线（和/或解复用器，用于从输出端口多路复用到多个单元列，并将单元列输出到多个低速输出线）。开关单元包括缓冲存储器，用于临时存储从输入端口输入的单元，同时形成用于每个单元将被输出到的每个输出线的队列链;解复用器，用于将从缓冲存储器读取的单元在输出端口之中分配以及缓冲存储器控制电路，用于通过共享缓冲存储器来控制单元的写入和读取操作。缓冲存储器控制电路具有用于输出要从共享缓冲存储器读取的单元被输出的输出行的标识符的控制表装置，并且从由控制器输出的输出行标识符指定的链中读取单元表装置。

7. 发明授权

US6075767A Asynchronous transmission mode (ATM) handler 失效
标题翻译：异步传输模式（ATM）处理程序
公开(公告)号：US6075767A
公开(公告)日：2000-06-13
申请号：US820834
申请日：1997-03-19
申请人： Ken'ichi Sakamoto , Takahiko Kozaki , Junichirou Yanagi
发明人： Ken'ichi Sakamoto , Takahiko Kozaki , Junichirou Yanagi
IPC分类号： H04M3/22 , H04L12/70 , H04L12/711 , H04L12/951 , H04Q3/00 , H04Q11/04 , H04J1/16 , H04L12/28
CPC分类号： H04Q11/0478 , H04L2012/562 , H04L2012/5627
摘要： An ATM handler that sets a switchover indication to a control register according to a system switchover order from a controller such that a switchover indication is supplied to a selector and line interfaces according to an output signal from the register. The setting of a switchover indication synchronize a switchover of an operation to count user cells between the line interfaces of the active and standby systems with a switchover of a stream of input cells to an ATM switch by a selector. A protection period is provided to allow a time after the system switchover according to a transmission delay lag. The line interface related to a delayed phase assigns a bit for stopping counting to cells input during the protection period so that the counting operation is conducted for the cells other than those assigned with the bit for stopping counting. As a result, duplicate of counting cells is prevented and the number of user cells are accurately counted.
摘要翻译： ATM处理器，其根据来自控制器的系统切换顺序将切换指示设置为控制寄存器，使得切换指示根据来自寄存器的输出信号提供给选择器和线路接口。切换指示的设置使操作的切换同步主动和备用系统的线路接口之间的用户单元的计数，通过选择器将输入单元流切换到ATM交换机。提供保护期限，以便根据传输延迟滞后在系统切换后的时间。与延迟相位相关的线路接口在保护期间分配一个位用于停止计数到单元输入的位，以便对除了用于停止计数的位以外的单元进行计数操作。结果，防止了计数单元的重复，并且准确地计数了用户单元的数量。

8. 发明授权

US5799014A ATM cell switching system 失效
公开(公告)号：US5799014A
公开(公告)日：1998-08-25
申请号：US306978
申请日：1994-09-16
申请人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
发明人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki , Shinobu Gohara
IPC分类号： H04J3/24 , H04L12/56 , H04Q11/04
CPC分类号： H04L12/5601 , H04J3/247 , H04L12/5602 , H04L45/04 , H04L49/108 , H04L49/203 , H04L49/255 , H04L49/256 , H04L49/3081 , H04Q11/0478 , H04L2012/5627 , H04L2012/5631 , H04L2012/5638 , H04L2012/5649 , H04L2012/565 , H04L2012/5651 , H04L2012/5652 , H04L2012/5672 , H04L2012/5679 , H04L2012/568 , H04L2012/5681 , H04L2012/5682
摘要： An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.

9. 发明授权

US06330240B1 ATM cell switching system 失效
标题翻译： ATM信元交换系统
公开(公告)号：US06330240B1
公开(公告)日：2001-12-11
申请号：US09351125
申请日：1999-07-12
申请人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki
发明人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki
IPC分类号： H04L1256
CPC分类号： H04L12/5601 , H04J3/247 , H04L12/5602 , H04L45/04 , H04L49/108 , H04L49/203 , H04L49/255 , H04L2012/565 , H04L2012/5652 , H04L2012/5672 , H04L2012/5681 , H04Q11/0478
摘要： An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.
摘要翻译： ATM交换系统包括具有多个输入端口和具有相同信元传输速率的多个输出端口的开关单元，以及多路复用器，用于将从至少两个输出端口输出的单元列复用为单个单元列，并输出该单元训练到高速输出线（和/或解复用器，用于从输出端口多路复用到多个单元列，并将单元列输出到多个低速输出线）。开关单元包括缓冲存储器，用于临时存储从输入端口输入的单元，同时形成用于每个单元将被输出到的每个输出线的队列链;解复用器，用于将从缓冲存储器读取的单元在输出端口之中分配以及缓冲存储器控制电路，用于通过共享缓冲存储器来控制单元的写入和读取操作。缓冲存储器控制电路具有用于输出要从共享缓冲存储器读取的单元被输出的输出行的标识符的控制表装置，并且从由控制器输出的输出行标识符指定的链中读取单元表装置。

10. 发明授权

US5365519A ATM switch1ng system connectable to I/O links having different transmission rates 失效
标题翻译： ATM交换机可连接到具有不同传输速率的I / O链路
公开(公告)号：US5365519A
公开(公告)日：1994-11-15
申请号：US845668
申请日：1992-03-04
申请人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki
发明人： Takahiko Kozaki , Junichirou Yanagi , Kiyoshi Aiki , Yutaka Ito , Kaoru Aoki
IPC分类号： H04J3/24 , H04L12/56 , H04Q11/04
CPC分类号： H04L12/5601 , H04J3/247 , H04L12/5602 , H04L45/04 , H04L49/108 , H04L49/203 , H04L49/255 , H04L49/256 , H04L49/3081 , H04Q11/0478 , H04L2012/5627 , H04L2012/5631 , H04L2012/5638 , H04L2012/5649 , H04L2012/565 , H04L2012/5651 , H04L2012/5652 , H04L2012/5672 , H04L2012/5679 , H04L2012/568 , H04L2012/5681 , H04L2012/5682
摘要： An ATM switching system comprises a switch unit including a plurality of input ports and a plurality of output ports having the same cell transmission rate, and a multiplexer for multiplexing cell trains outputted from at least two output ports into a single cell train and outputting the cell train to a high-speed output line (and/or a demultiplexer for demultiplexing a cell train from an output port into a plurality of cell trains and outputting the cell trains to a plurality of low-speed output lines). The switch unit includes a buffer memory for temporarily storing cells inputted from the input ports while forming a queue chain for each output line to which each cell is to be outputted, a demultiplexer for distributing the cells read from the buffer memory among the output ports in circulation, and a buffer memory control circuit for controlling the write and read operation of cells with the shared buffer memory. The buffer memory control circuit has a control table device for outputting an identifier of an output line to which the cells read from the shared buffer memory are to be outputted, and cells are read from the chain designated by the output line identifier outputted from the control table device.
摘要翻译： ATM交换系统包括具有多个输入端口和具有相同信元传输速率的多个输出端口的开关单元，以及多路复用器，用于将从至少两个输出端口输出的单元列复用为单个单元列，并输出该单元训练到高速输出线（和/或解复用器，用于从输出端口多路复用到多个单元列，并将单元列输出到多个低速输出线）。开关单元包括缓冲存储器，用于临时存储从输入端口输入的单元，同时形成用于每个单元将被输出到的每个输出线的队列链;解复用器，用于将从缓冲存储器读取的单元在输出端口之中分配以及缓冲存储器控制电路，用于通过共享缓冲存储器来控制单元的写入和读取操作。缓冲存储器控制电路具有用于输出要从共享缓冲存储器读取的单元被输出的输出行的标识符的控制表装置，并且从由控制器输出的输出行标识符指定的链中读取单元表装置。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式