会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Method for distributing messages, computer, and program
    • 分发消息,计算机和程序的方法
    • US20070013701A1
    • 2007-01-18
    • US11151408
    • 2005-06-14
    • Junichi SegawaHideki YoshidaTetsuro Kimura
    • Junichi SegawaHideki YoshidaTetsuro Kimura
    • G06F15/16
    • G06F13/4022
    • According to an aspect of the present invention, in a virtual space unit area, a message is distributed among computers using a physical topology based on a physical network. This avoids delaying operations in a computer which are related to those in another computer on a virtual space and taking a roundabout route on the physical network for distribution. On the other hand, outside the virtual space unit area, a message is distributed among computers using a virtual topology based on a virtual space. Consequently, the computers forming the physical topology can be limited to those present in the virtual space unit area. It is thus possible to reduce the amount of communication required to measure physical network distances.
    • 根据本发明的一个方面,在虚拟空间单元区域中,使用基于物理网络的物理拓扑在计算机之间分发消息。 这避免了计算机中与虚拟空间上的另一台计算机相关的延迟操作,并在物理网络上采取迂回路由进行分发。 另一方面,在虚拟空间单元区域之外,使用基于虚拟空间的虚拟拓扑在计算机之间分发消息。 因此,形成物理拓扑的计算机可以限于存在于虚拟空间单元区域中的计算机。 因此可以减少测量物理网络距离所需的通信量。
    • 4. 发明申请
    • Information processing apparatus, control method of information processing apparatus, and control program of information processing apparatus
    • 信息处理装置,信息处理装置的控制方法以及信息处理装置的控制程序
    • US20090089795A1
    • 2009-04-02
    • US12230452
    • 2008-08-28
    • Hideki YoshidaNobuo SakiyamaTetsuro Kimura
    • Hideki YoshidaNobuo SakiyamaTetsuro Kimura
    • G06F9/46
    • G06F9/4881
    • According to an embodiment of the invention, a computer readable storage medium that stores a software program causing a computer system to perform a scheduling process for executing a plurality of application programs in every processor cycles, the scheduling process includes: allocating, during a current processor cycle, processor times of a next processor cycle to each of the application programs to be executed in the next processor cycle; storing the allocated processor times of the next processor cycle; determining whether or not the application programs executed in the current processor cycle include an uncompletable application program; calculating processor idle time of the next processor cycle; and allocating an additional processor time of the next processor cycle to the uncompletable application program, the additional processor time being set not to exceed the calculated processor idle time of the next processor cycle.
    • 根据本发明的实施例,一种计算机可读存储介质,其存储导致计算机系统在每个处理器周期中执行多个应用程序的调度过程的软件程序,所述调度过程包括:在当前处理器期间 将下一个处理器周期的处理器时间循环到在下一个处理器周期中执行的每个应用程序; 存储下一个处理器周期的分配的处理器时间; 确定在当前处理器周期中执行的应用程序是否包括不完整的应用程序; 计算下一个处理器周期的处理器空闲时间; 以及将下一处理器周期的附加处理器时间分配给所述不完整的应用程序,所述附加处理器时间被设置为不超过所计算的下一个处理器周期的处理器空闲时间。
    • 6. 发明授权
    • Memory device
    • 内存设备
    • US09075742B2
    • 2015-07-07
    • US13360989
    • 2012-01-30
    • Masaya TaruiTatsunori KanaiYutaka YamadaHideki Yoshida
    • Masaya TaruiTatsunori KanaiYutaka YamadaHideki Yoshida
    • G11C29/00G06F11/10G11C29/04
    • G06F11/1048G11C2029/0411
    • According to one embodiment, a memory device comprises a writing device that writes data bits, check bits for error corrections, and overhead bit(s) into a memory, each bit of the overhead bit(s) corresponding to each group of bit group(s) including at least one bit of the data bits and/or the check bits, each bit of the overhead bit(s) indicating whether the corresponding bit group has been inverted, a reading unit that reads the data bits, the check bits, and the overhead bit(s) from the memory, a correcting unit that corrects an error in the data bits and overhead bit(s) read from the memory, based on the check bits, and an inverting unit that inverts the data bits contained in the bit group corresponding to the overhead bit and outputs the inverted data bits as data read from the memory when the error-corrected overhead bit indicates that inversion has been performed.
    • 根据一个实施例,存储器件包括写数据位,用于纠错的校验位和开销位到存储器中的写入设备,每个比特组对应于每组比特组( s)包括数据位和/或校验位的至少一位,开销位的每个位表示相应的位组是否已被反相,读取单元读取数据位,校验位, 以及来自存储器的开销位,校正单元,其基于校验位校正从存储器读取的数据位和开销位中的错误,以及反相单元,其将包含在存储器中的数据位反相 所述比特组对应于所述开销比特,并且当所述经纠错的开销比特指示已经执行了反转时,将所述反相的数据比特作为从所述存储器读取的数据输出。
    • 7. 发明授权
    • Apparatus and method for controlling power state transitions based on timer events
    • 基于定时器事件控制功率状态转换的装置和方法
    • US08453002B2
    • 2013-05-28
    • US13219332
    • 2011-08-26
    • Hideki Yoshida
    • Hideki Yoshida
    • G06F1/00G06F1/26G06F1/32G06F9/44G06F13/24
    • G06F1/3203G06F9/4893Y02D10/24
    • According to one embodiment, an electronic apparatus includes a first power saver, a second power saver and a controller. The first power saver executes switching from an operable condition to a first power saving state. The second power saver executes switching from the first state to a second state in which power consumption is smaller than that in the first state. The controller determines whether timer event processing executable in the first state is scheduled within a predetermined period of time when the switching from the operable condition to the second state is required, and controls the first power saver and the second power saver so as to execute switching to the first state and maintains the first state without switching to the second state, when the timer event processing is scheduled within the predetermined period of time.
    • 根据一个实施例,电子设备包括第一节电器,第二节电器和控制器。 第一节电器执行从可操作状态切换到第一省电状态。 第二节电器执行从第一状态切换到功耗小于第一状态的第二状态。 控制器确定是否需要在从可操作状态切换到第二状态的预定时间段内调度处于第一状态的定时器事件处理,并且控制第一节电器和第二节电器以执行切换 并且在预定时间段内调度定时器事件处理时,保持第一状态而不切换到第二状态。
    • 8. 发明申请
    • MEMORY DEVICE
    • 内存设备
    • US20120131418A1
    • 2012-05-24
    • US13360989
    • 2012-01-30
    • Masaya TaruiTatsunori KanaiYutaka YamadaHideki Yoshida
    • Masaya TaruiTatsunori KanaiYutaka YamadaHideki Yoshida
    • G11C29/52G06F11/10
    • G06F11/1048G11C2029/0411
    • According to one embodiment, a memory device comprises a writing device that writes data bits, check bits for error corrections, and overhead bit(s) into a memory, each bit of the overhead bit(s) corresponding to each group of bit group(s) including at least one bit of the data bits and/or the check bits, each bit of the overhead bit(s) indicating whether the corresponding bit group has been inverted, a reading unit that reads the data bits, the check bits, and the overhead bit(s) from the memory, a correcting unit that corrects an error in the data bits and overhead bit(s) read from the memory, based on the check bits, and an inverting unit that inverts the data bits contained in the bit group corresponding to the overhead bit and outputs the inverted data bits as data read from the memory when the error-corrected overhead bit indicates that inversion has been performed.
    • 根据一个实施例,存储器件包括写数据位,用于纠错的校验位和开销位到存储器中的写入设备,每个比特组对应于每组比特组( s)包括数据位和/或校验位的至少一位,开销位的每个位表示相应的位组是否已被反相,读取单元读取数据位,校验位, 以及来自存储器的开销位,校正单元,其基于校验位校正从存储器读取的数据位和开销位中的错误,以及反相单元,其将包含在存储器中的数据位反相 所述比特组对应于所述开销比特,并且当所述经纠错的开销比特指示已经执行了反转时,将所述反相的数据比特作为从所述存储器读取的数据输出。
    • 9. 发明申请
    • COMPUTER SYSTEM AND COMPUTER SYSTEM CONTROL METHOD
    • 计算机系统和计算机系统控制方法
    • US20120117407A1
    • 2012-05-10
    • US13310892
    • 2011-12-05
    • Tatsunori KanaiYutaka YamadaHideki YoshidaMasaya Tarui
    • Tatsunori KanaiYutaka YamadaHideki YoshidaMasaya Tarui
    • G06F1/32
    • G06F1/3275Y02D10/13Y02D10/14
    • According to one embodiment, a computer system comprises a first memory that stores a first program, a second memory that stores a second program or data, a processor, a first and a second power control circuits. The first power control circuit causes the first memory to operate at a first power consumption when detecting change of an input signal to the processor, and causes the first memory to operate at a second power consumption smaller than the first power consumption and transmits a temporary halt instruction to the processor when the execution of the first program or the second program by the processor is completed. The second power control circuit causes the second memory to operate at a third power consumption before the processor executes the second program, reads or writes the data.The second memory accepts read and write operations while operating at the third power consumption.
    • 根据一个实施例,计算机系统包括存储第一程序的第一存储器,存储第二程序或数据的第二存储器,处理器,第一和第二功率控制电路。 当检测到对处理器的输入信号的变化时,第一功率控制电路使得第一存储器以第一功率消耗操作,并且使得第一存储器以比第一功耗小的第二功耗工作,并且发送暂时停止 当处理器执行第一程序或第二程序完成时,指令到处理器。 第二功率控制电路使得第二存储器在处理器执行第二程序之前以第三功耗操作,读取或写入数据。 第二个存储器在以第三次功耗运行的同时接受读写操作。
    • 10. 发明申请
    • LED REFLECTING PLATE AND LED DEVICE
    • LED反光板和LED器件
    • US20100032693A1
    • 2010-02-11
    • US12581828
    • 2009-10-19
    • Ryouji SugiuraHideki Yoshida
    • Ryouji SugiuraHideki Yoshida
    • H01L33/00
    • H01L33/60H01L33/62H01L2224/48091H01L2224/48247H01L2924/01004H01L2924/01078H01L2924/01079H01L2924/12041H01L2924/00014
    • A recess is formed in a land (2) of an LED reflecting plate (1) formed of a metal plate. The recess comprises a flat LED chip mounting portion (7) and a reflecting portion (8) inclined with respect to the LED chip mounting portion (7). The LED reflecting plate (1) is mounted on a printed wiring board (25) such that the land (2) is fitted in a first through hole (18). An LED chip (27) mounted on the LED chip mounting portion (7) is connected to a terminal portion (22) formed on the printed wiring board (25). The printed wiring board (25) is diced along a third through hole (19) to form an LED device (30) as one unit. With this arrangement, heat radiation properties and reflecting efficiency of the LED device (30) can be improved, and the manufacturing cost can be decreased.
    • 在由金属板形成的LED反射板(1)的平台(2)中形成凹部。 凹部包括平坦的LED芯片安装部分(7)和相对于LED芯片安装部分(7)倾斜的反射部分(8)。 LED反射板(1)安装在印刷电路板(25)上,使得焊盘(2)装配在第一通孔(18)中。 安装在LED芯片安装部分(7)上的LED芯片(27)连接到形成在印刷电路板(25)上的端子部分(22)。 印刷电路板(25)沿着第三通孔(19)切割,形成作为一个单元的LED器件(30)。 利用这种布置,可以提高LED装置(30)的散热特性和反射效率,并且可以降低制造成本。