专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08497736B1 Direct DC coupled push-pull BJT driver for power amplifier with built-in gain and bias current signal dependent expansion 有权
标题翻译：具有内置增益和偏置电流信号依赖扩展功能的直流直流耦合推挽式BJT驱动器
公开(公告)号：US08497736B1
公开(公告)日：2013-07-30
申请号：US13285605
申请日：2011-10-31
申请人： Dirk Leipold , Wade Allen , Gary Hau
发明人： Dirk Leipold , Wade Allen , Gary Hau
IPC分类号： H03F3/26
CPC分类号： H03F3/19 , H03F3/3022
摘要： A power amplifier having a driver stage and an output stage is configured to provide an amplified RF input signal. The driver stage of the power amplifier consists of one or more driver circuits consisting of a network of transistors, current sources, capacitive elements and resistive elements. An RF input signal is fed into the driver stage which is configured to provide a dynamic DC bias and an RF signal gain to a base terminal of a Bipolar Junction Transistor (BJT) power device present in the output stage. The output stage includes of a network of transistors, capacitive and resistive elements and when driven by the DC bias and the RF signal from the driver stage produces an amplified RF input signal at an output side of the output stage.
摘要翻译：具有驱动级和输出级的功率放大器被配置为提供放大的RF输入信号。功率放大器的驱动级由一个或多个由晶体管，电流源，电容元件和电阻元件组成的驱动电路组成。 RF输入信号被馈送到驱动器级，其被配置为向存在于输出级中的双极结晶体管（BJT）功率器件的基极端提供动态DC偏置和RF信号增益。输出级包括晶体管，电容和电阻元件的网络，并且当由DC偏置驱动时，来自驱动器级的RF信号在输出级的输出侧产生放大的RF输入信号。

2. 发明授权

US08411793B2 Digital amplitude modulation 有权
标题翻译：数字幅度调制
公开(公告)号：US08411793B2
公开(公告)日：2013-04-02
申请号：US13081338
申请日：2011-04-06
申请人： Robert B. Staszewski , Sameh Rezeq , Dirk Leipold
发明人： Robert B. Staszewski , Sameh Rezeq , Dirk Leipold
IPC分类号： H04K1/02
CPC分类号： H04L27/361
摘要： A transmitter using quadrature modulation includes a rectangular to polar converter for converting data symbols into a polar form, where each polar symbol has a magnitude signal and an angle signal. Digital phase modulation circuitry includes an all digital PLL circuit for generating a phase modulated RF carrier signal responsive to the angle signal frequency control word (FCW) and a carrier frequency FCW. A digitally controlled amplifier for amplifying the phase modulated signal is controlled by a digital amplitude control circuitry for controlling the gain of the digitally controlled amplifier responsive to the magnitude signal.
摘要翻译：使用正交调制的发射机包括用于将数据符号转换成极性形式的矩形到极化转换器，其中每个极性符号具有幅度信号和角度信号。数字相位调制电路包括全数字PLL电路，用于响应角度信号频率控制字（FCW）和载波频率FCW产生相位调制的RF载波信号。用于放大相位调制信号的数字控制放大器由数字幅度控制电路控制，用于响应于幅度信号来控制数字控制放大器的增益。

3. 发明授权

US07767995B2 Single-electron tunnel junction for complementary metal-oxide device and method of manufacturing the same 有权
标题翻译：用于互补金属氧化物器件的单电子隧道结及其制造方法
公开(公告)号：US07767995B2
公开(公告)日：2010-08-03
申请号：US11846993
申请日：2007-08-29
申请人： Robert B. Staszewski , Renaldi Winoto , Dirk Leipold
发明人： Robert B. Staszewski , Renaldi Winoto , Dirk Leipold
IPC分类号： H01L29/06
CPC分类号： H01L27/092 , H01L29/66151 , H01L29/88 , Y10S438/979 , Y10S977/937
摘要： A method of providing a p-type substrate, disposing a pad oxide layer on the p-type substrate, disposing a nitride layer on the pad oxide layer, forming a nitride window in the nitride layer, disposing a field oxide in the nitride window, disposing a polysilicon gate over the field oxide, and diffusing a n-doped region in the p-type substrate, thereby forming at least one single-electron tunnel junction between the polysilicon gate and the n-doped region.
摘要翻译：一种提供p型衬底的方法，在p型衬底上设置焊盘氧化物层，在衬垫氧化物层上设置氮化物层，在氮化物层中形成氮化物窗，在氮化物窗中设置场氧化物，在场氧化物上设置多晶硅栅极，并扩散p型衬底中的n掺杂区域，从而在多晶硅栅极和n掺杂区域之间形成至少一个单电子隧道结。

4. 发明授权

US07639082B2 System and method for amplifier gain measurement and compensation 有权
标题翻译：放大器增益测量和补偿的系统和方法
公开(公告)号：US07639082B2
公开(公告)日：2009-12-29
申请号：US11847961
申请日：2007-08-30
申请人： Khurram Muhammad , Dirk Leipold , Chandana Fernando
发明人： Khurram Muhammad , Dirk Leipold , Chandana Fernando
IPC分类号： H03F3/04
CPC分类号： H03G3/30 , H03F3/19 , H03F2200/294 , H03F2200/336 , H03F2200/468
摘要： A system and method for amplifier gain measurement and compensation. A method for compensating a signal gain of an amplifier circuit includes determining a desired gain for the amplifier circuit, determining an operating temperature of the amplifier circuit, adjusting a set of signal gains based on the operating temperature to produce a set of adjusted signal gains, determining a desired gain setting based on the desired gain and the set of signal gains, and providing the desired gain setting to the amplifier circuit.
摘要翻译：一种用于放大器增益测量和补偿的系统和方法。用于补偿放大器电路的信号增益的方法包括确定放大器电路的期望增益，确定放大器电路的工作温度，基于工作温度调整一组信号增益以产生一组经调整的信号增益，基于期望的增益和所述一组信号增益确定期望的增益设置，以及向放大器电路提供期望的增益设置。

5. 发明授权

US07519135B2 Direct radio frequency (RF) sampling with recursive filtering method 有权
标题翻译：直接射频（RF）采样采用递归滤波法
公开(公告)号：US07519135B2
公开(公告)日：2009-04-14
申请号：US10190867
申请日：2002-07-08
申请人： Robert B. Staszewski , Khurram Muhammad , Kenneth J. Maggio , Dirk Leipold
发明人： Robert B. Staszewski , Khurram Muhammad , Kenneth J. Maggio , Dirk Leipold
IPC分类号： H03K5/01
CPC分类号： H03D7/125 , H04B1/1036
摘要： A radio receiver 2000 with a sampling mixer 1100 for creating a discrete-time sample stream by directly sampling an RF current with history and rotating capacitors 1111 and 1112, wherein the accumulated charge on the rotating capacitors is read-out to produce a sample. The mixer provides immunity to noise glitches by predicting the occurrence of the glitch (or detecting a significant difference between observed and predicted samples) and creating corrected samples for the corrupted samples. These corrected samples can be created with special circuitry 1933 (digital) or in the mixer 1100 (analog).
摘要翻译：具有采样混合器1100的无线电接收机2000，用于通过用历史和旋转电容器1111和1112直接采样RF电流来产生离散时间采样流，其中读出旋转电容器上的累积电荷以产生样本。混合器通过预测毛刺的发生（或检测观察到的和预测的样品之间的显着差异）并为损坏的样品产生校正的样品来提供对噪声毛刺的免疫。这些校正样本可以用专用电路1933（数字）或混合器1100（模拟）来创建。

6. 发明授权

US07483508B2 All-digital frequency synthesis with non-linear differential term for handling frequency perturbations 有权
标题翻译：用于处理频率扰动的非线性微分项的全数字频率合成
公开(公告)号：US07483508B2
公开(公告)日：2009-01-27
申请号：US10306655
申请日：2002-11-27
申请人： Robert B. Staszewski , Dirk Leipold
发明人： Robert B. Staszewski , Dirk Leipold
IPC分类号： H03D3/24
CPC分类号： H03L7/085 , H03L7/0991
摘要： An all-digital frequency synthesizer architecture is built around a digitally controlled oscillator (DCO) that is tuned in response to a digital tuning word (OTW). In exemplary embodiments: (1) a gain characteristic (KDCO) of the digitally controlled oscillator can be determined by observing a digital control word before and after a known change (Δfmax) in the oscillating frequency; (2) a portion (TUNE_TF) of the tuning word can be dithered (1202), and the resultant dithered portion (dkTF) can then be applied to a control input of switchable devices within the digitally controlled oscillator; and (3) a non-linear differential term (187, 331) can be used to expedite correction of the digitally controlled oscillator when large phase error changes (335) occur.
摘要翻译：全数字频率合成器架构围绕数字控制振荡器（DCO）构建，该振荡器响应于数字调谐字（OTW）进行调谐。在示例性实施例中：（1）数字控制振荡器的增益特性（KDCO）可以通过在振荡频率中的已知改变（Deltafmax）之前和之后观察数字控制字来确定; （2）可以对调谐字的一部分（TUNE_TF）进行抖动（1202），然后将所得到的抖动部分（dkTF）施加到数字控制振荡器内的可切换装置的控制输入端; 和（3）当大相位误差变化（335）发生时，可以使用非线性微分项（187,331）来加速数字控制振荡器的校正。

7. 发明授权

US07427940B2 Time-to-digital converter with non-inverting buffers, transmission gates and non-linearity corrector, SOC including such converter and method of phase detection for use in synthesizing a clock signal 有权
标题翻译：具有非反相缓冲器，传输门和非线性校正器的时间到数字转换器，包括这种转换器的SOC和用于合成时钟信号的相位检测方法
公开(公告)号：US07427940B2
公开(公告)日：2008-09-23
申请号：US11690506
申请日：2007-03-23
申请人： Robert Bogdan Staszewski , Dirk Leipold , Wei Chen
发明人： Robert Bogdan Staszewski , Dirk Leipold , Wei Chen
IPC分类号： H03M1/12 , H03L7/06
CPC分类号： H03L7/091 , H03L2207/50
摘要： A time-to-digital converter (TDC), a system-on-chip including a TDC, a method of phase detection for use in synthesizing a clock signal and a non-linearity corrector for a TDC. In one embodiment, the TDC includes a chain of delay elements configured to receive a clock signal and generate delayed clock signals. Each one of the delay elements includes: (1) a non-inverting buffer configured to delay the clock signal by about twice a delay of an inverter to provide a buffer-delayed clock signal and (2) a first transmission gate coupled to the non-inverting buffer and configured to delay the clock signal by about the delay of an inverter to provide a first gate-delayed clock signal.
摘要翻译：时间数字转换器（TDC），包括TDC的片上系统，用于合成时钟信号的相位检测方法和用于TDC的非线性校正器。在一个实施例中，TDC包括被配置为接收时钟信号并产生延迟的时钟信号的延迟元件链。每个延迟元件包括：（1）非反相缓冲器，被配置为将时钟信号延迟约两倍的逆变器的延迟以提供缓冲器延迟的时钟信号，以及（2）耦合到非反相缓冲器的第一传输门反相缓冲器并且被配置为将时钟信号延迟大约逆变器的延迟以提供第一门延迟的时钟信号。

8. 发明授权

US07405685B2 Negative contributive offset compensation in a transmit buffer utilizing inverse clocking 有权
标题翻译：使用反向时钟的发送缓冲器中的负贡献偏移补偿
公开(公告)号：US07405685B2
公开(公告)日：2008-07-29
申请号：US11178993
申请日：2005-07-11
申请人： Sameh S. Rezeq , Dirk Leipold , Robert B. Staszewski , Chih-Ming Hung
发明人： Sameh S. Rezeq , Dirk Leipold , Robert B. Staszewski , Chih-Ming Hung
IPC分类号： H03M3/00
CPC分类号： H03F1/0205 , H03F1/3241 , H03F2200/331 , H03F2200/375 , H03M3/356 , H03M3/50 , H03M7/3026 , H03M7/3037 , H04L27/368
摘要： A novel method and apparatus for a negative contributive offset compensation mechanism for a transmit buffer adapted to compensate for the positive offset generated by higher order sigma-delta modulators used to amplitude modulate the transmit buffer. The positive outputs from the sigma-delta modulator are processed differently than the negative outputs. The inverters associated with the negative outputs in the sigma-delta modulator are removed and the clock signal used to drive the transistors corresponding to the negative outputs is negated or shifted 180 degrees from the clock used to drive the transistors corresponding to the positive outputs. A non-inverted version of the clock is used with the positive outputs and an inverse clock is used with the negative outputs. Use of the inverse clock causes a negative contributive offset to be generated that is added on the second half cycle of each clock. The result is an offset compensated RF output signal having zero offset.
摘要翻译：一种用于发射缓冲器的负贡献偏移补偿机制的新颖方法和装置，适用于补偿由用于幅度调制发射缓冲器的高阶Σ-Δ调制器产生的正偏移。来自Σ-Δ调制器的正输出的处理方式与负输出不同。与Σ-Δ调制器中的负输出相关联的反相器被去除，并且用于驱动对应于负输出的晶体管的时钟信号与用于驱动对应于正输出的晶体管的时钟相反或偏移180度。时钟的非反相版本与正输出一起使用，反向时钟与负输出一起使用。使用逆时钟将产生在每个时钟的第二个半周期上添加的负贡献偏移。结果是具有零偏移的偏移补偿RF输出信号。

9. 发明申请

US20080113628A1 Methods and apparatus to provide an auxiliary receive path to support transmitter functions 有权
标题翻译：提供辅助接收路径以支持发射机功能的方法和装置
公开(公告)号：US20080113628A1
公开(公告)日：2008-05-15
申请号：US11595101
申请日：2006-11-09
申请人： Khurram Muhammad , Dirk Leipold
发明人： Khurram Muhammad , Dirk Leipold
IPC分类号： H04B1/40
CPC分类号： H04B1/52
摘要： Methods and apparatus to provide an auxiliary receive path to support transmitter functions are disclosed. An example transceiver includes an antenna and a duplexer coupled to the antenna. A transmitter is coupled to the duplexer to output a transmit signal at a transmit frequency. A receiver is coupled to the duplexer to receive a received signal at a receiver frequency. A signal processor is coupled to the transmitter and receiver. An auxiliary receiver is communicatively coupled to the signal processor to receive the transmit signal output from the transmitter and send an auxiliary receiver signal to the signal processor. The signal processor adjusts the transmit signal based on the auxiliary receiver signal.
摘要翻译：公开了提供辅助接收路径以支持发射机功能的方法和装置。示例收发器包括耦合到天线的天线和双工器。发射机耦合到双工器以以发射频率输出发射信号。接收机耦合到双工器以在接收机频率处接收接收的信号。信号处理器耦合到发射机和接收机。辅助接收器通信地耦合到信号处理器以接收从发射机输出的发射信号，并向辅助接收机信号发送信号处理器。信号处理器根据辅助接收机信号调整发射信号。

10. 发明授权

US07254755B2 On-chip receiver sensitivity test mechanism 有权
标题翻译：片上接收机灵敏度测试机制
公开(公告)号：US07254755B2
公开(公告)日：2007-08-07
申请号：US10759911
申请日：2004-01-16
申请人： Elida Isabel de Obaldia , Dirk Leipold , Oren Eliezer , Ran Katz , Bogdan Staszewski
发明人： Elida Isabel de Obaldia , Dirk Leipold , Oren Eliezer , Ran Katz , Bogdan Staszewski
IPC分类号： H04B17/00
CPC分类号： H04B17/0085 , G01R31/2822 , H04B17/29 , H04L1/24
摘要： An on-chip receiver sensitivity test mechanism for use in an integrated RF transmitter wherein the transmitter and the receiver share the same oscillator. The mechanism obviates the need to use expensive RF signal generator test equipment with built-in modulation capability and instead permits the use of very low cost external RF test equipment. The invention utilizes circuitry already existing in the transceiver, namely the modulation circuitry and local oscillator, to perform sensitivity testing. The on-chip LO is used to generate the modulated test signal that otherwise would need to be provided by expensive external RF test equipment with modulation capability. The modulated LO signal is mixed with an externally generated unmodulated CW RF signal to generate a modulated signal at IF which is subsequently processed by the remainder of the receiver chain. The recovered data bits are compared using an on-chip BER meter or counter and a BER reading is generated. The BER reading is used either externally or by an on-chip processor or controller to establish a pass/fail indication for the chip.
摘要翻译：用于集成RF发射机的片上接收机灵敏度测试机构，其中发射机和接收机共享相同的振荡器。该机构避免了使用具有内置调制能力的昂贵的RF信号发生器测试设备的需要，并且允许使用非常低成本的外部RF测试设备。本发明利用已经存在于收发器中的电路，即调制电路和本地振荡器来执行灵敏度测试。片上LO用于产生调制测试信号，否则将需要由具有调制能力的昂贵的外部RF测试设备提供。调制的LO信号与外部产生的未调制的CW RF信号混合以在IF处产生调制信号，随后由接收机链的其余部分处理。恢复的数据位使用片上BER计或计数器进行比较，产生BER读数。 BER读取在外部使用或由片上处理器或控制器用于建立芯片的通过/失败指示。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式