会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • High-throughput interconnect allowing bus transactions based on partial
access requests
    • 高吞吐量互连允许基于部分访问请求的总线事务
    • US5911051A
    • 1999-06-08
    • US721686
    • 1996-09-27
    • David G. CarsonGeorge R. HayekBrent S. BaxterColyn CaseKim A. MeinerthBrian K. Langendorf
    • David G. CarsonGeorge R. HayekBrent S. BaxterColyn CaseKim A. MeinerthBrian K. Langendorf
    • G06F13/16G06F13/14
    • G06F13/1631G06F13/161G06F13/1615
    • A high throughput memory access interface is provided. The interface includes features which provide higher data transfer rates between system memory and video/graphics or audio adapters than is possible using standard local bus architectures, such as PCI or ISA. The interface allows memory access requests to be performed in such a manner that only portions of an access request are required to be transmitted to the target device for certain bus transactions. Each access request includes command bits, address bits, and length bits. In the initiating device, each access request is separated into three segments, which are stored in separate registers in both the initiating device and the target device. Only the segment which contains the lowest order address bits and the length bits is required by the target device to initiate the bus transaction. Thus, if either of the other two segments has not changed since the previous access request, then such segment or segments are not transmitted to the target. If such segment or segments have changed since the previous access request, then they are provided to the target only for purposes of updating state in the target. Access requests may optionally be provided to the target on a separate port from the port used to transmit data in response to access requests.
    • 提供了高吞吐量的存储器访问接口。 该接口包括在系统内存和视频/图形或音频适配器之间提供比使用标准本地总线架构(如PCI或ISA)可能提供更高数据传输速率的功能。 该接口允许以这样的方式执行存储器访问请求,使得只有访问请求的一部分需要被发送到目标设备以用于某些总线事务。 每个访问请求包括命令位,地址位和长度位。 在发起设备中,每个访问请求被分成三个段,它们存储在起始设备和目标设备中的单独的寄存器中。 目标设备只需要包含最低位地址位和长度位的段来启动总线事务。 因此,如果其他两个段中的任何一个从先前的访问请求起没有改变,则这样的段或段不被发送到目标。 如果这些片段或片段自从先前的访问请求以来已经改变,那么它们被提供给目标,仅用于更新目标中的状态。 访问请求可以可选地在与用于响应于访问请求传输数据的端口的单独端口上提供给目标。
    • 8. 发明授权
    • Pixel filtering using shared filter resource between overlay and texture mapping engines
    • 使用叠加和纹理映射引擎之间的共享过滤器资源进行像素过滤
    • US07439986B2
    • 2008-10-21
    • US11619124
    • 2007-01-02
    • David W. WatsonKim A. MeinerthIndraneel GhoshThomas A. PiazzaVal G. Cook
    • David W. WatsonKim A. MeinerthIndraneel GhoshThomas A. PiazzaVal G. Cook
    • G09G5/00
    • G06T15/005G09G5/363G09G2340/125
    • A configurable filter module for providing shared filter resource between an overlay engine and a texture mapping engine of a graphics system. The configurable filter may comprise a plurality of linear blend units each of which receives data input from one of the overlay engine and a mapping engine cache, and generates a linear blend filter output respectively; and a filter output multiplexer which receives data output from the linear blend units and selects a proper byte ordering output, wherein the linear blend units serve as an overlay interpolator filter to perform linear blending of the data input from the overlay engine during a linear blend mode, and serve as a texture bilinear filter to perform bilinear filtering of the data input from the mapping engine cache during a bilinear filtering mode.
    • 一种可配置的过滤器模块,用于在叠加引擎和图形系统的纹理映射引擎之间提供共享过滤器资源。 可配置滤波器可以包括多个线性混合单元,每个线性混合单元接收从叠加引擎之一和映射引擎高速缓存输入的数据,并分别产生线性混合滤波器输出; 以及滤波器输出多路复用器,其接收从线性混合单元输出的数据并选择适当的字节排序输出,其中线性混合单元用作叠加内插器滤波器,以在线性混合模式期间执行从覆盖引擎输入的数据的线性混合 ,并且用作纹理双线性滤波器以在双线性滤波模式期间对从映射引擎高速缓存输入的数据进行双线性滤波。
    • 10. 发明授权
    • Store double word and status word write graphics primitives
    • 存储双字和状态字写图形图元
    • US6025855A
    • 2000-02-15
    • US21231
    • 1998-02-10
    • Kim A. MeinerthAditya SreenivasKrishnan Sreenivas
    • Kim A. MeinerthAditya SreenivasKrishnan Sreenivas
    • G06F12/00
    • G06T1/20G09G5/363
    • A method for communicating graphics device status information to a graphics driver. Status of a graphics device is checked to determine whether the graphics device is ready to process a next instruction. A location in cacheable memory accessible to a graphics driver is updated with the status. The graphics driver reads the status to determine when to generate the next instruction for processing by the graphics data. A first instruction to be forwarded to the graphics device is generated. A status in an operating register in the graphics device is updated indicating that an event is being monitored. The updating is performed in response to receipt of the first instruction by the graphics device. The status is written to a second cacheable location in system memory accessible to the graphics driver. A second instruction is generated by the graphics driver to provide a predetermined address and instruction completion data to the graphics device.
    • 一种用于将图形设备状态信息传送给图形驱动程序的方法。 检查图形设备的状态以确定图形设备是否准备好处理下一条指令。 状态可更新图形驱动程序可访问的可缓存内存中的位置。 图形驱动程序读取状态以确定何时生成图形数据进行处理的下一条指令。 生成要转发到图形设备的第一条指令。 更新图形设备中的操作寄存器中的状态,指示正在监视事件。 响应于图形装置接收到第一指令而执行更新。 该状态被写入图形驱动器可访问的系统存储器中的第二可缓存位置。 由图形驱动器产生第二指令以向图形装置提供预定的地址和指令完成数据。