会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Reverse lithographic process for semiconductor vias
    • 半导体通孔反向光刻工艺
    • US06221777B1
    • 2001-04-24
    • US09329154
    • 1999-06-09
    • Bhanwar SinghBharath RangarajanUrsula Q. Quinto
    • Bhanwar SinghBharath RangarajanUrsula Q. Quinto
    • H01L2100
    • H01L27/11521H01L21/76802H01L21/76816
    • A reverse lithographic process is provided for more densely packing semiconductors onto a semiconductor wafer. A semiconductor wafer having a dielectric covered semiconductor device has a photoresist deposited which is patterned with vias in closely packed rows and columns. The resist is developed and trimmed to form via photoresist structures. A non-photosensitive polymer is deposited over the via photoresist structures and, when hardened, is subject to planarizing to expose the via photoresist structures. The via photoresist structures are removed and leave a reverse image patterned polymer. The photoresist is removed leaving the reverse image patterned polymer, which is then used to etch the dielectric to form vias to the semiconductor device.
    • 提供反向光刻工艺用于在半导体晶片上更密集地堆叠半导体。 具有电介质覆盖的半导体器件的半导体晶片具有沉积的光致抗蚀剂,其以紧密堆积的行和列形成通孔。 抗蚀剂被显影和修整以通过光致抗蚀剂结构形成。 非光敏聚合物沉积在通孔光致抗蚀剂结构上,并且当硬化时,进行平面化以暴露通孔光致抗蚀剂结构。 去除通孔光致抗蚀剂结构并留下反向图案图案化的聚合物。 除去光致抗蚀剂留下反向图案图案化的聚合物,然后将其用于蚀刻电介质以形成到半导体器件的通孔。
    • 2. 发明授权
    • Self-aligned/maskless reverse etch process using an inorganic film
    • 使用无机膜的自对准/无掩模反向蚀刻工艺
    • US06593210B1
    • 2003-07-15
    • US09707214
    • 2000-11-06
    • Bharath RangarajanBhanwar SinghUrsula Q. Quinto
    • Bharath RangarajanBhanwar SinghUrsula Q. Quinto
    • H01L2176
    • H01L21/76229H01L21/31053H01L21/31055H01L21/31058
    • One aspect of the present invention relates to a method of forming trench isolation regions within a semiconductor substrate, involving the steps of forming trenches in the semiconductor substrate; depositing a semi-conformal dielectric material over the substrate, wherein the semi-conformal dielectric material has valleys positioned over the trenches; forming an inorganic conformal film over the semi-conformal dielectric material; polishing the semiconductor substrate whereby a first portion of the inorganic conformal film is removed thereby exposing a portion of the semi-conformal dielectric material, and a second portion remains over the valleys of the semi-conformal dielectric material; removing the exposed portions of the semi-conformal dielectric material; and planarizing the substrate to provide the semiconductor substrate having trenches with a dielectric material therein.
    • 本发明的一个方面涉及一种在半导体衬底内形成沟槽隔离区域的方法,包括在半导体衬底中形成沟槽的步骤; 在所述衬底上沉积半保形介电材料,其中所述半保形介电材料具有位于所述沟槽上方的谷; 在半保形介电材料上形成无机保形膜; 抛光所述半导体衬底,由此去除所述无机保形膜的第一部分,从而暴露所述半共形绝缘材料的一部分,并且第二部分保留在所述半共形绝缘材料的所述谷的上方; 去除所述半共形介电材料的暴露部分; 并且平坦化衬底以提供其中具有介电材料的沟槽的半导体衬底。
    • 7. 发明授权
    • Low defect EBR nozzle
    • 低缺陷EBR喷嘴
    • US06612319B1
    • 2003-09-02
    • US09634670
    • 2000-08-08
    • Bharath RangarajanKhoi A. PhanUrsula Q. Quinto
    • Bharath RangarajanKhoi A. PhanUrsula Q. Quinto
    • B08B302
    • H01L21/6708B05B15/52B05B15/531B05B15/55Y10S134/902
    • An edge bead removal system and method is provided that employs a nozzle for applying edge bead removal solvent to an edge bead of a photoresist material layer disposed on a wafer. The nozzle includes a liquid chamber that can be connected to a supply of edge bead removal and an air supply chamber that can be connected to a supply of air. The supply of air is isolated from the liquid supply chamber during application of the edge bead removal solvent and communicates via the air supply chamber to the liquid supply chamber after application of the edge bead removal solvent thus removing any droplets of edge bead removal solvent remaining in the nozzle tip. A system is also provided that includes an absorbent material that moves from a rest position, during application of the edge bead removal solvent, to an absorbing position that removes or catches any droplets of edge bead removal solvent remaining on the nozzle tip after application of the edge bead removal solvent is completed. A nozzle is also provided that includes a liquid supply chamber with an inner cylindrical surface that is made of or coated with either a hydrophobic material and/or a hydrophilic material.
    • 提供了一种边缘珠去除系统和方法,其采用用于将边缘珠去除溶剂施加到设置在晶片上的光致抗蚀剂材料层的边缘珠的喷嘴。 喷嘴包括可以连接到边缘珠移除的供应的液体室和可以连接到空气供应的空气供应室。 在施加边缘珠去除溶剂期间,空气的供应与液体供应室隔离,并且在施加边缘珠粒去除溶剂之后通过供气室与液体供应室连通,从而除去剩余的边缘珠去除溶剂中的任何液滴 喷嘴尖端。 还提供了一种系统,其包括吸收材料,其在施加边缘珠去除溶剂期间从静止位置移动到吸收位置,该吸收位置在施加之后移除或捕获留在喷嘴尖端上的边缘珠去除溶剂的任何液滴 边缘珠去除溶剂完成。 还提供了一种喷嘴,其包括具有由疏水材料和/或亲水材料制成或涂覆有内部圆柱形表面的液体供应室。
    • 9. 发明授权
    • Hybrid stack method for patterning source/drain areas
    • 用于图案化源极/漏极区域的混合堆叠方法
    • US06562723B1
    • 2003-05-13
    • US09430160
    • 1999-10-29
    • Bharath RangarajanJeffrey A. ShieldsUrsula Q. Quinto
    • Bharath RangarajanJeffrey A. ShieldsUrsula Q. Quinto
    • H01L21302
    • H01L21/31144H01L21/32
    • A method of manufacturing an integrated circuit which reduces damage to the underlying base layer and the created oxide structures is disclosed herein. The method includes providing a hybrid stack disposed over an underlying layer, providing an IC structure pattern over the hybrid stack, selectively removing the top layer and a portion of the bottom layer according to the IC structure pattern, leaving a protective portion of the bottom layer according to the IC structure pattern, removing the protective portion of the bottom layer, building oxide structures in the underlying layer according to the IC structure pattern, and removing remaining portions of the hybrid stack. An integrated circuit is also disclosed which is prepared by a process including: providing a hybrid stack disposed over an underlying layer, providing an IC structure pattern over the hybrid stack, selectively removing a portion of the hybrid stack according to the IC structure pattern, leaving a protective portion of the bottom layer according to the IC structure pattern, building oxide structures on the underlying layer, and removing remaining portions of the hybrid stack.
    • 本文公开了一种制造集成电路的方法,该集成电路减少对下面的基层和所形成的氧化物结构的损害。 该方法包括提供设置在下层上的混合堆叠,在混合堆叠上提供IC结构图案,根据IC结构图案选择性地去除顶层和底层的一部分,留下底层的保护部分 根据IC结构图案,去除底层的保护部分,根据IC结构图案在下层中构建氧化物结构,并除去混合堆叠的剩余部分。 还公开了一种集成电路,其通过以下处理制备,该方法包括:提供设置在下层上的混合堆叠,在混合堆叠上提供IC结构图案,根据IC结构图案选择性地去除混合堆叠的一部分,留下 根据IC结构图案的底层的保护部分,在下层上构建氧化物结构,以及去除混合堆叠的剩余部分。