会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 103. 发明授权
    • Thin film transistor having plural semiconductive oxides, thin film transistor array panel and display device including the same, and manufacturing method of thin film transistor
    • 具有多个半导体氧化物的薄膜晶体管,薄膜晶体管阵列面板及包括该半导体氧化物的显示装置以及薄膜晶体管的制造方法
    • US08686426B2
    • 2014-04-01
    • US13555889
    • 2012-07-23
    • Byung Du AhnJi Hun LimGun Hee KimKyoung Won LeeJe Hun Lee
    • Byung Du AhnJi Hun LimGun Hee KimKyoung Won LeeJe Hun Lee
    • H01L27/14
    • H01L29/7869H01L29/78696
    • A plural semiconductive oxides TFT (sos-TFT) provides improved electrical functionality in terms of charge-carrier mobility and/or threshold voltage variability. The sos-TFT may be used to form a thin film transistor array panel for display devices. An example sos-TFT includes: an insulated gate electrode; a first semiconductive oxide layer having a composition including a first semiconductive oxide; and a second semiconductive oxide layer having a different composition that also includes a semiconductive oxide. The first and second semiconductive oxide layers have respective channel regions that are capacitively influenced by a control voltage applied to the gate electrode. In one embodiment, the second semiconductive oxide layer includes at least one additional element that is not included in the first semiconductive oxide layer where the additional element is one of gallium (Ga), silicon (Si), niobium (Nb), hafnium (Hf), and germanium (Ge).
    • 多个半导体氧化物TFT(sos-TFT)在电荷载流子迁移率和/或阈值电压变化性方面提供改进的电功能。 sos-TFT可以用于形成用于显示装置的薄膜晶体管阵列面板。 示例sos-TFT包括:绝缘栅电极; 具有包含第一半导体氧化物的组成的第一半导体氧化物层; 以及具有不同组成的第二半导体氧化物层,其还包括半导体氧化物。 第一和第二半导体氧化物层具有由施加到栅电极的控制电压的电容性影响的各个沟道区。 在一个实施例中,第二半导体氧化物层包括至少一个附加元件,其不包括在第一半导体氧化物层中,其中附加元素是镓(Ga),硅(Si),铌(Nb),铪(Hf )和锗(Ge)。
    • 107. 发明授权
    • Display substrate, method of manufacturing the same and display panel having the same
    • 显示基板,其制造方法以及具有该基板的显示面板
    • US08241936B2
    • 2012-08-14
    • US13230111
    • 2011-09-12
    • Je-Hun LeeYoung-Min KimBo-Sung KimJun-Young LeeSung-Wook Kang
    • Je-Hun LeeYoung-Min KimBo-Sung KimJun-Young LeeSung-Wook Kang
    • H01L20/00
    • H01L51/102G02F1/13439H01L27/283H01L51/0541H01L51/0545
    • An improved display substrate is provided to reduce surface defects on insulating layers of organic thin film transistors. Related methods of manufacture are also provided. In one example, a display substrate includes a base, a plurality of data lines, a plurality of gate lines, a pixel defined by the data lines and the gate lines, an organic thin film transistor, and a pixel electrode. The data lines are on the base and are oriented in a first direction. The gate lines are oriented in a second direction that crosses the first direction. The organic thin film transistor includes a source electrode electrically connected to one of the data lines, a gate electrode electrically connected to one of the gate lines, and an organic semiconductor layer. The pixel electrode is disposed in the pixel and electrically connected to the organic thin film transistor. The pixel electrode comprises a transparent oxynitride.
    • 提供改进的显示基板以减少有机薄膜晶体管的绝缘层上的表面缺陷。 还提供了相关的制造方法。 在一个示例中,显示基板包括基底,多条数据线,多条栅极线,由数据线和栅极线限定的像素,有机薄膜晶体管和像素电极。 数据线在基座上并且朝向第一方向。 栅极线在与第一方向交叉的第二方向上取向。 有机薄膜晶体管包括电连接到数据线之一的源电极,电连接到栅极线之一的栅电极和有机半导体层。 像素电极设置在像素中并电连接到有机薄膜晶体管。 像素电极包括透明氧氮化物。
    • 108. 发明授权
    • Thin film transistor array panel and manufacturing method thereof
    • 薄膜晶体管阵列面板及其制造方法
    • US08207534B2
    • 2012-06-26
    • US12417280
    • 2009-04-02
    • Je-Hun LeeSung-Jin KimHee-Joon KimChang-Oh Jeong
    • Je-Hun LeeSung-Jin KimHee-Joon KimChang-Oh Jeong
    • H01L29/786
    • G02F1/13439G02F1/13458H01L27/12H01L27/124H01L29/458H01L29/4908
    • A thin film transistor array panel is provided, which includes a substrate, a plurality of gate line formed on the substrate, a plurality of common electrodes having a transparent conductive layer on the substrate, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer and the gate insulating layer, a plurality of drain electrodes formed on the semiconductor layer and the gate insulating layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes. Because the common electrodes are made of ITON, IZON, or a-ITON, or a double layer of ITO/ITON, IZO/IZON, or a-a-ITO/a-ITON, when H2 or SiH4 are injected to form a silicon nitride (SiNX) layer on the common electrodes, the opaque metal Sn or Zn in which the metal component is reduced in the IZO, ITO, or a-ITO is not produced on the surfaces of the common electrode.
    • 提供薄膜晶体管阵列面板,其包括基板,形成在基板上的多个栅极线,在基板上具有透明导电层的多个公共电极,覆盖栅极线和公共电极的栅极绝缘层 形成在所述栅极绝缘层上的多个半导体层,形成在所述半导体层和所述栅极绝缘层上的多个源极电极的多条数据线,形成在所述半导体层上的多个漏电极和所述栅极绝缘体 并且与公共电极重叠并连接到漏电极的多个像素电极。 由于公共电极由ITON,IZON或者-IONON制成,或者是将双重层的ITO / ITON,IZO / IZON或者a-ITO / a-ITON,当注入H 2或SiH 4以形成氮化硅时 SiNX)层,在公共电极的表面上不产生在IZO,ITO或ITO中还原金属成分的不透明金属Sn或Zn。
    • 110. 发明申请
    • THIN FILM TRANSISTOR ARRAY PANEL AND MANUFACTURING METHOD THEREOF
    • 薄膜晶体管阵列及其制造方法
    • US20110284857A1
    • 2011-11-24
    • US13204553
    • 2011-08-05
    • Je-Hun LEESung-Jin KimHee-Joon KimChang-Oh Jeong
    • Je-Hun LEESung-Jin KimHee-Joon KimChang-Oh Jeong
    • H01L27/088H01L21/84
    • G02F1/13439G02F1/13458H01L27/12H01L27/124H01L29/458H01L29/4908
    • A thin film transistor array panel is provided, which includes a substrate, a plurality of gate line formed on the substrate, a plurality of common electrodes having a transparent conductive layer on the substrate, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer and the gate insulating layer, a plurality of drain electrodes formed on the semiconductor layer and the gate insulating layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes. Because the common electrodes are made of ITON, IZON, or a-ITON, or a double layer of ITO/ITON, IZO/IZON, or a-a-ITO/a-ITON, when H2 or SiH4 are injected to form a silicon nitride (SiNX) layer on the common electrodes, the opaque metal Sn or Zn in which the rmetal component is reduced in the IZO, ITO, or a-ITO is not produced on the surfaces of the common electrode.
    • 提供薄膜晶体管阵列面板,其包括基板,形成在基板上的多个栅极线,在基板上具有透明导电层的多个公共电极,覆盖栅极线和公共电极的栅极绝缘层 形成在所述栅极绝缘层上的多个半导体层,形成在所述半导体层和所述栅极绝缘层上的多个源极电极的多条数据线,形成在所述半导体层上的多个漏电极和所述栅极绝缘体 并且与公共电极重叠并连接到漏电极的多个像素电极。 由于公共电极由ITON,IZON或者-IONON制成,或者是将双重层的ITO / ITON,IZO / IZON或者a-ITO / a-ITON,当注入H 2或SiH 4以形成氮化硅时 SiNX)层,在公共电极的表面上不产生在IZO,ITO或ITO中还原金属成分的不透明金属Sn或Zn。