会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • Arithmetic circuit and binary number conversion method
    • 算术电路和二进制转换方法
    • JP2012209755A
    • 2012-10-25
    • JP2011073673
    • 2011-03-29
    • Fujitsu Ltd富士通株式会社
    • KITAMURA KENICHI
    • H03M7/04
    • G06F5/01G06F7/50G06F7/523G06F7/5338H03M7/24
    • PROBLEM TO BE SOLVED: To provide an arithmetic circuit whose delay in a critical path in the process of converting plural digits of a target binary number successively into a number based on the radix X is small.SOLUTION: The arithmetic circuit includes an extraction circuit which successively extracts one or more bits from a binary number, beginning with the most significant or the least significant bit in it; a register which stores therein an addition value based on the radix X (X=integer equal to or greater than 3); and an update circuit which updates the addition value based on the radix X stored in the register by a value derived by adding the addition value based on the radix X to a number based on the radix X which is successively raised to the power of a prescribed number according to the value of one or more extracted bits.
    • 要解决的问题:提供一种运算电路,其在将目标二进制数的多位连续转换为基数X的数的过程中关键路径的延迟小。 解决方案:运算电路包括一个提取电路,它从二进制数中连续提取一个或多个位,从其中的最高有效位或最低有效位开始; 其中存储有基数X(X =等于或大于3的整数)的相加值的寄存器; 以及更新电路,其基于存储在寄存器中的基数X,通过将基于基数X的相加值相加而得到的值基于基数X连续上升到规定的幂的次数来更新加法值 根据一个或多个提取位的值编号。 版权所有(C)2013,JPO&INPIT