会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Mis transistor and its manufacturing method
    • MIS晶体管及其制造方法
    • JP2004311611A
    • 2004-11-04
    • JP2003101197
    • 2003-04-04
    • Matsushita Electric Ind Co Ltd松下電器産業株式会社
    • NIWA MASAAKI
    • H01L29/423H01L21/265H01L21/336H01L29/49H01L29/78
    • PROBLEM TO BE SOLVED: To provide an MIS transistor constituted of metal-insulator-semiconductor structure having performance superior in both structure and property, and to provide its manufacturing method.
      SOLUTION: The manufacturing method contains a first process for forming a source/drain 14 after dummy gates 11, 12 are formed on a semiconductor substrate 10, a second process for depositing an interlayer insulating film 15 on the substrate 10 and eliminating the dummy gates 11, 12, a third process for forming a side wall insulating film 17 on the side wall of the aperture 16 of the interlayer insulating film 15 in which the dummy gates 11, 12 are eliminated, a forth process for forming a gate insulated film 18 on the substrate 10 which is positioned on an internal side surface of the side wall insulating film 15 and a bottom of the aperture 16, and a fifth process for forming a gate electrode 20 in the aperture 16 where the side wall insulating film 17 and the gate insulated film 18 are formed. By structure wherein the side wall insulating film 17 is formed on the gate electrode 20, the MIS transistor can be realized in which electric field concentration of the side end of the gate insulated film 18 is reduced.
      COPYRIGHT: (C)2005,JPO&NCIPI
    • 要解决的问题:提供一种由结构和性质都优异的性能的金属 - 绝缘体 - 半导体结构构成的MIS晶体管,并提供其制造方法。 解决方案:制造方法包括在半导体衬底10上形成虚拟栅极11,12之后形成源极/漏极14的第一工艺,在衬底10上沉积层间绝缘膜15的第二工艺, 伪栅极11,12,用于在去除了虚拟栅极11,12的层间绝缘膜15的孔16的侧壁上形成侧壁绝缘膜17的第三工艺,用于形成栅极绝缘的第四工艺 位于侧壁绝缘膜15的内侧表面和孔16的底部的基板10上的膜18,以及在孔16中形成栅电极20的第五工艺,其中侧壁绝缘膜17 并形成栅极绝缘膜18。 通过在栅电极20上形成侧壁绝缘膜17的结构,可以实现栅极绝缘膜18的侧端的电场浓度降低的MIS晶体管。 版权所有(C)2005,JPO&NCIPI
    • 6. 发明专利
    • SURFACE POTENTIAL DETECTION METHOD
    • JPH05164798A
    • 1993-06-29
    • JP33330891
    • 1991-12-17
    • MATSUSHITA ELECTRIC IND CO LTD
    • NIWA MASAAKI
    • G01R29/12G01Q30/04G01Q60/14H01L21/66
    • PURPOSE:To obtain a surface potential detection method which can measure a potential distribution of a sample surface in the order of nm or less with a high resolution and at the same time can detect that of a section part of the sample. CONSTITUTION:A specified bias voltage is applied to a probe electrode 4 and a substrate region 2 of a sample 1 which are placed opposingly on a surface of the sample 1 by a bias circuit 5 and a first scanning is performed so that a tunnel current (It) which flows between them becomes constant, thus enabling a surface roughness of the sample 1 to be measured. Then, a surface roughness of the sample 1 is measured by a second scanning by applying a bias voltage which is equivalent to a band gap to an impurity-implantation region 3 of the sample by a bias circuit 6 and then a difference is obtained by subtracting the surface roughness data which is obtained by the first scanning from that obtained by the second scanning, thus enabling a potential distribution of the sample surface to be detected.
    • 9. 发明专利
    • SEMICONDUCTOR TESTER
    • JPH043951A
    • 1992-01-08
    • JP10618390
    • 1990-04-20
    • MATSUSHITA ELECTRIC IND CO LTD
    • TAMURA KAYOKONIWA MASAAKIYASUHIRA MITSUOIWASAKI YUTAKA
    • H01L21/66G01N23/225G01N23/227
    • PURPOSE:To inspect the surface forms of semiconductor devices as well as to specify their constituents, by letting a focussed-ion beam device have an analyzing function. CONSTITUTION:A primary ion beam 2 generated by an ion source 1 passes a mirror cylinder 3, and reaches a semiconductor device 6 fixed on the sample stage 5 in a sample chamber 4 to scan the device in an area similar to the screen of a picture image display 10. As a result, secondary electrode 7 are emitted from the surface of the semiconductor device 6. These secondary electrons 7 are detected by a detector 8. The detector output is converted into a video signal by a signal processor 9, and it is displayed on the picture image display 10. A location on the screen is specified to determine the material of the corresponding area of the device. A primary electron beam 12 generated by an electrode gun 11 irradiates that area on the semiconductor device 6 fixed on the sample stage 5 in a sample chamber 4, and as the result characteristic X-rays 14 are emitted from the surface of the semiconductor device 6. These characteristic X-rays 14 are detected by a detector 15, and its output is converted by a signal processor 16 and is displayed on a picture image display 17.