会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Video signal processor
    • 视频信号处理器
    • JP2007156501A
    • 2007-06-21
    • JP2007010958
    • 2007-01-22
    • Hitachi Advanced Digital IncHitachi Ltd株式会社日立アドバンストデジタル株式会社日立製作所
    • NAGATA TATSUOMATONO TAKAAKISAKAI TAKESHIHASEGAWA AKIRASUDO KOICHI
    • G09G5/00G09G3/20G09G5/36H04N5/66
    • PROBLEM TO BE SOLVED: To properly and clearly display an image expressed by a video signal of an optional transmission type on a display of an optional screen type. SOLUTION: A PLL 3 and a controller 7 in the video signal processor 9 identify the transmission type of a video signal B input from a terminal 1 in accordance with an identification signal C received by a terminal 4. The PLL 3 divides the frequency of a reference frequency to be compared with the phase of the video signal B by using a frequency division ratio suited to the identified transmission type of the video signal B. Thereby, an optimum sampling frequency is applied to an A/D converter 2. The controller 7 determines the vertical enlargement ratio of a vertical enlargement circuit 5 and the horizontal enlargement ratio of a horizontal enlargement circuit 6 from the screen type of the display 8 and the identified transmission type of the video signal B. Consequently, the vertical enlargement circuit 5 and the horizontal enlargement circuit 6 apply to the video signal B vertical enlargement processing and horizontal enlargement processing for offsetting a difference of aspect ratios between the display 8 and the video signal B, respectively. COPYRIGHT: (C)2007,JPO&INPIT
    • 要解决的问题:在可选屏幕类型的显示器上正确且清楚地显示由可选传输类型的视频信号表示的图像。 解决方案:视频信号处理器9中的PLL 3和控制器7根据由终端4接收的识别信号C来识别从终端1输入的视频信号B的传输类型.PLC3将 通过使用适合于所识别的视频信号B的传输类型的分频比来与视频信号B的相位比较的参考频率的频率。由此,最佳采样频率被施加到A / D转换器2。 控制器7根据显示器8的屏幕类型和识别的视频信号B的传输类型来确定垂直放大电路5的垂直放大率和水平放大电路6的水平放大比。因此,垂直放大电路 5和水平放大电路6适用于视频信号B垂直放大处理和水平放大处理,用于抵消方面的大鼠的差异 ios分别在显示器8和视频信号B之间。 版权所有(C)2007,JPO&INPIT
    • 3. 发明专利
    • Image processing device and image processing method
    • 图像处理装置和图像处理方法
    • JP2013025473A
    • 2013-02-04
    • JP2011158034
    • 2011-07-19
    • Hitachi Advanced Digital Inc株式会社日立アドバンストデジタル
    • IDOKAWA YOSHINORIMAEDA TAKESHISUDO KOICHIFUKATA MASAHIROMUGIYAMA TORUYOKOYAMA TAKUSHISAKURAI HIROSHIEGUCHI MITSUO
    • G06T5/20H04N5/232
    • PROBLEM TO BE SOLVED: To perform proper restoration processing according to a deterioration state of each position in a screen, even if image deterioration varies depending on the positions in the screen due to lens characteristics, and significantly reduce computational complexity.SOLUTION: A variance value table stores a variance value of a PSF coefficient in each lattice point in the screen. A PSF coefficient table stores correspondence between the variance value and the PSF coefficient. The values are stored separately by component in a screen horizontal direction and a screen vertical direction. A variance value calculation part refers to the variance value table to determine a variance value in a pixel to be processed. A PSF coefficient calculation part refers to the PSF coefficient table to output a PSF coefficient of the pixel to be processed. A horizontal/vertical convolution processing part performs convolution processing in horizontal and vertical directions using the PSF coefficient in the horizontal and vertical directions to restore the deteriorated image.
    • 要解决的问题:为了根据屏幕中的每个位置的劣化状态执行适当的恢复处理,即使由于透镜特性,图像劣化根据屏幕中的位置而变化,并且显着降低了计算复杂度。 解决方案:方差值表存储屏幕中每个格点中的PSF系数的方差值。 PSF系数表存储方差值与PSF系数之间的对应关系。 这些值由屏幕水平方向和屏幕垂直方向上的分量单独存储。 方差值计算部分参考方差值表以确定要处理的像素中的方差值。 PSF系数计算部参照PSF系数表输出要处理的像素的PSF系数。 水平/垂直卷积处理部分在水平和垂直方向上使用PSF系数在水平和垂直方向上进行卷积处理,以恢复劣化的图像。 版权所有(C)2013,JPO&INPIT
    • 5. 发明专利
    • Pll circuit, ad conversion circuit using the same and video signal processor
    • PLL电路,使用其的AD转换电路和视频信号处理器
    • JP2000078433A
    • 2000-03-14
    • JP24285998
    • 1998-08-28
    • Hitachi LtdHitachi Video & Inf Syst Inc株式会社日立画像情報システム株式会社日立製作所
    • KIMURA KATSUNOBUMATONO TAKAAKISAKAI TAKESHISUGIYAMA MASAHITOISHIKURA KAZUOSUDO KOICHI
    • H04N5/06G09G5/00G09G5/18H03L7/081H03M1/00
    • PROBLEM TO BE SOLVED: To obtain a highly accurate PLL capable of variably adjusting the phase relation between a dot clock signal and an analog video signal without providing an expensive IC by outputting the dot clock signal by varying frequency according to a DC value of a loop filter output to output a voltage difference signal by filtering it and converting it into a DC signal.
      SOLUTION: Frequency information of vertical and horizontal synchronizing signals of various video standards are stored in a microcomputer 120, the standard is judged and held by collating the frequency information of the video standard and the frequency information of the vertical and horizontal synchronizing signal to be inputted. And information on frequency division from the microcomputer 120 is stored in a frequency divider pulse generation circuit 110. On the other hand, the dot clock signal generated by a voltage control oscillator 119 is supplied to a clock input terminal of a counter like a counter of the frequency divider pulse generating circuit 110, the frequency is divided 1/n by the counter and an H pulse signal formed by dividing the frequency by 1/n is outputted from the frequency divider pulse generating circuit 110.
      COPYRIGHT: (C)2000,JPO
    • 要解决的问题:为了获得能够通过根据循环的DC值通过改变频率输出点时钟信号而不提供昂贵的IC来可变化地调整点时钟信号和模拟视频信号之间的相位关系的高精度PLL 滤波器输出,通过对其进行滤波并将其转换为直流信号来输出电压差信号。 解决方案:将各种视频标准的垂直和水平同步信号的频率信息存储在微型计算机120中,通过将视频标准的频率信息和要输入的垂直和水平同步信号的频率信息进行比较来判断和保持标准 。 并且来自微型计算机120的分频信息存储在分频脉冲发生电路110中。另一方面,由压控振荡器119产生的点时钟信号被提供给计数器的时钟输入端,像计数器的计数器 分频器脉冲发生电路110,频率被计数器分频为1 / n,并且由分频器脉冲产生电路110输出由频率除以1 / n形成的H脉冲信号。
    • 8. 发明专利
    • IMAGE DISPLAY DEVICE
    • JPH1146352A
    • 1999-02-16
    • JP19947597
    • 1997-07-25
    • HITACHI LTDHITACHI VIDEO IND INF SYST INC
    • SAKAI TAKESHIMATONO TAKAAKINAGATA TATSUOSUDO KOICHI
    • H04N11/20H04N7/01
    • PROBLEM TO BE SOLVED: To effectively use a display screen by converting the video signals of an interlaced system into video signals of a non-interlaced system, after enlarging the former video signals in matching with an arbitrary enlargement ratio. SOLUTION: An interpolation coefficient generation means 5 generates Mo, which constructs an interpolation coefficient for odd numbered fields from Mo=(n-1)W+S1 -[(n-1)W+S1 ] when W is a set enlargement ratio with (n) showing a sequential scanning line number of a non-interlaced system, where W=1-1/w and [] indicates Gaussian symbols which omit the decimal fractions, and S1 showing the 1st offset value respectively. An image conversion means 2 calculates No of an interpolation coefficient with No=1-Mo, Me=Mo+ S2 -[Mo+S2 ] and Ne=1-Me (where S2 : the 2nd offset value) and also calculates the interpolation coefficients Me and Ne for the even-nunbered fields. Then the means 2 multiplies the video signals of two input scanning lines by an interpolation coefficient which is equivalent to a weighting coefficient to add these signals and produces the video signals of a single sequential scanning line.
    • 9. 发明专利
    • IMAGE DISPLAY DEVICE
    • JPH10161632A
    • 1998-06-19
    • JP31748896
    • 1996-11-28
    • HITACHI LTDHITACHI VIDEO IND INF SYST INC
    • MATONO TAKAAKINAGATA TATSUOSAKAI TAKESHISUDO KOICHI
    • H04N5/66G09G5/36H04N5/46H04N9/64
    • PROBLEM TO BE SOLVED: To display an image of high quality by converting the picture elements in accordance with a specific mode corresponding to an input image information signal. SOLUTION: A picture element converting circuit 104 performs the conversion of picture element in such manner that a picture element same as an adjacent picture element is inserted as it is. A picture element converting circuit 105 performs the conversion of picture element in such manner that an average value of the adjacent picture elements is inserted. The PC(personal computer) signal and EDTV signal respectively input from the terminals 101, 102, are selected and output by a signal switching circuit 103 corresponding to a PC/TV switching signal input from a terminal 107. An input signal identifying circuit 106 identifies an input signal on the basis of the horizontal synchronizing frequency and vertical synchronizing frequency of the input signal. The picture element converting circuits 104, 105 perform the conversion (enlargement) of the picture element in accordance with the conversion mode respectively determined corresponding to the number of picture elements of a display unit 109, on the basis of the result of the identification of the input signal identifying circuit 106.