专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPH10173269A AUTOMATIC LIGHT POWER CONTROL CIRCUIT AND CONTROL SIGNAL GENERATING SECTION 失效
公开(公告)号：JPH10173269A
公开(公告)日：1998-06-26
申请号：JP32740096
申请日：1996-12-09
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： MATSUYAMA SATORU , MIKI MAKOTO , YASUDA SHUICHI , NOBECHI KIYOTOSHI , MURAKAMI NORIO , SHIMIZU KAZUYOSHI , AKAZAWA YUKIO , ISHIHARA NOBORU , NAKAMURA MAKOTO
IPC分类号： H01S5/06 , H01S3/103
摘要： PROBLEM TO BE SOLVED: To match the phase of a monitor voltage to that of a reference signal by setting the delay time of a delaying section to the sum of the delay time of a laser diode driving section and the light emission delay time of a laser diode. SOLUTION: The signal obtained by comparing an inversion signal and a non-inversion signal outputted from a data receiving signal 1 as the input signals of a laser diode driving section 2 is supplied to a reference voltage generating section 7 as a reference signal by delaying the signal by the time equal to the sum of the delay time of the driving section 2 and the light emission delay time of a laser diode 3. When the output signal of the data receiving section 1 is impressed upon the driving section 2, on the other hand, a monitor signal is outputted from a photodiode 4 with delay time which is equal to the sum of the delay time of the driving section 2 and the light emission delay time of the diode 3 and the outputs of the reference voltage generating section 7 and a monitor voltage generating section 8 simultaneously rise. Therefore, the output light level of the diode 3 becomes a prescribed value from the beginning of a burst signal and satisfies a pulse mask.

2. 发明专利

JPH1065459A CURRENT-VOLTAGE CONVERSION CIRCUIT 失效
公开(公告)号：JPH1065459A
公开(公告)日：1998-03-06
申请号：JP22082196
申请日：1996-08-22
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： TAKAUJI TOSHIYUKI , MATSUYAMA SATORU , TAKEUCHI KOKEN , SHIMIZU KAZUYOSHI , AKAZAWA YUKIO , ISHIHARA NOBORU , NAKAMURA MAKOTO
IPC分类号： H03F1/30 , H03F3/08 , H03F3/34 , H03F3/347 , H04B10/40 , H04B10/50 , H04B10/60 , H04B10/67 , H04B10/69 , H04B10/04 , H04B10/06 , H04B10/14 , H04B10/26 , H04B10/28
摘要： PROBLEM TO BE SOLVED: To provide a wide dynamic range to an input and to allow the conversion circuit not to affected by fluctuation in temperature and power supply voltage and dispersion in the manufacture process by configuring a feedback resistor of an inverting amplifier with transistors(TRs) and applying a specific bias control signal to its control terminal. SOLUTION: A feedback resistor RF1 of an inverting amplifier A0 is made of a 1st TR T1. A power supply voltage V'0 depending on a prescribed constant voltage V0 is applied between channels of a 2nd TR T2 having the same characteristic as that of the 1st TR T1 and provides a prescribed current I0 . A bias control circuit (differential AMP1) generates a bias control signal BC2 to allow the TR 2 to generate a channel impedance RF2 equivalent to V'0 /I0 and the control signal BC2 is fed to control terminals of the TRs T1, T2 so that a relation of RF1 =RF2 is obtained and a prescribed resistance is obtained at all times.

3. 发明专利

JPH1065473A AMPLIFIER CIRCUIT 失效
公开(公告)号：JPH1065473A
公开(公告)日：1998-03-06
申请号：JP22081996
申请日：1996-08-22
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： SATO TSUTOMU , SHIMIZU KAZUYOSHI , YOITA MASAYUKI , AKAZAWA YUKIO , ISHIHARA NOBORU , NAKAMURA MAKOTO
IPC分类号： H03G11/00 , H03F1/30 , H03F3/34 , H03F3/45
摘要： PROBLEM TO BE SOLVED: To provide the amplifier circuit operated stably independently of the dispersion in the manufacture process, temperature, power supply fluctuation and presence of noise with respect to the amplifier circuit. SOLUTION: The amplifier circuit provided with an automatic threshold level setting circuit 10 that detects and holds a peak value Vp and a bottom value Vb of a burst signal Vi to generate an intermediate threshold level Vth and an amplitude limit amplifier circuit 20 amplifying the input signal Vi in a linear region around the threshold level Vth is provided with an offset compensation circuit 30 that applies feedback to the circuit 20 so as to obtain a prescribed level for the signal level based on an output signal V0 at non-signal so as to compensate a detection error in the threshold level Vth and other input offset component, and also with a comparator circuit 51 compares the detected peak level Vp or bottom level Vb with a prescribed reference level and with a clamp circuit T55 which clamps the output signal V0 to a prescribed level according to the comparison output and clamps the output signal V0 to a desired level when no burst is received.

4. 发明专利

JPH1065274A DRIVER FOR LIGHT-EMITTING ELEMENT 失效
公开(公告)号：JPH1065274A
公开(公告)日：1998-03-06
申请号：JP22082096
申请日：1996-08-22
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： NOBECHI KIYOTOSHI , MIKI MAKOTO , YASUDA SHUICHI , MATSUYAMA SATORU , MURAKAMI NORIO , KANESAKA HIROKAZU , AKAZAWA YUKIO , ISHIHARA NOBORU , NAKAMURA MAKOTO
IPC分类号： H01L33/00 , H01S5/00 , H01S5/068 , H03K17/78 , H01S3/18
摘要： PROBLEM TO BE SOLVED: To form a general purpose interface circuit by providing a high impedance threshold voltage generation circuit, where an interface circuit inputting a data signal is connected with each of a plurality of input terminals, and a circuit for comparing the data signal at respective input terminals. SOLUTION: An input interface circuit has two input terminals (a), (b), wherein one input terminal (a) is connected with a high impedance threshold voltage generation circuit A and the non-inverted input (+) of a comparison circuit CMP. The other input terminal (b) is connected with a high-impedance threshold voltage generation circuit B and the inverted input (-) of the comparison circuit CMP. Consequently, the input terminals (a), (b) are applied with predetermined threshold voltages Vth1 , Vth2 , respectively, and terminated with high impedances. An interface circuit having such a structure can interface with any type of input signal (unbalanced, balanced), thus realizing a general-purpose interface circuit.

5. 发明专利

JPH09162807A LASER LIGHT CONTROLLER, LIGHT SIGNAL TRANSMISSION DEVICE USING LASER LIGHT CONTROLLER, PEAK DETECTION DEVICE AND LIGHT SIGNAL TRANSMISSION/RECEPTION DEVICE 失效
公开(公告)号：JPH09162807A
公开(公告)日：1997-06-20
申请号：JP32069695
申请日：1995-12-08
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE
发明人： MATSUYAMA SATORU , MURAKAMI NORIO , MIKI MAKOTO , CHIBA TAKAYA , SHIMIZU KAZUYOSHI , AKAZAWA YUKIO , ISHIHARA NOBORU , NAKAMURA MAKOTO
IPC分类号： G01J11/00 , H01S5/06 , H04B10/07 , H04B10/272 , H04B10/293 , H04B10/40 , H04B10/50 , H04B10/564 , H04B10/572 , H04B10/60 , H04B10/14 , H01S3/103 , H04B10/04 , H04B10/06
摘要： PROBLEM TO BE SOLVED: To provide a laser light controller which gradually suppresses the rise of output voltage while high speed rise time is secured and which can automatically control light output by providing plural specified differential amplifiers. SOLUTION: The first differential amplifier 4-1 receives a monitor signal and a reference signal and executes a comparison amplification operation. The second differential amplifier 4-2 executes an amplification operation corresponding to a difference between a monitor-side signal and a reference-side signal and the output is outputted to a charge control element 2 as the control signal of the charge control element 2. The gain of a third differential amplifier 4-3 is set larger than the second differential amplifier 4-2, and it receives the output of the first differential amplifier 4-1 and a laser light signal and executes the comparison/amplification operation. The output is outputted to an auxiliary element for charge control 3 as the control signal of the auxiliary element for charge control 3. A charge state to a charge circuit 1 is controlled by the charge control element 2 and the charge control element 2 is controlled by the auxiliary element for charge control 3.

6. 发明专利

JP2002064344A BUFFER AMPLIFIER CIRCUIT 失效
公开(公告)号：JP2002064344A
公开(公告)日：2002-02-28
申请号：JP2000248062
申请日：2000-08-18
申请人： NIPPON TELEGRAPH & TELEPHONE
发明人： NAKAMURA MAKOTO , ISHIHARA NOBORU
IPC分类号： H03F3/45 , H03F1/56
摘要： PROBLEM TO BE SOLVED: To provide a buffer amplifier circuit, which is functioned not only as a differential interface but also as a single-phase interface. SOLUTION: This circuit has an amplifier 11 with the differential form of input/output, first and second output terminals 15 and 16 connected to the differential output side of this amplifier 11, first and second load resistors 12 and 13 respectively connected between these first and second output terminals 15 and 16 and a power supply terminal 18, and an internal resistor 14 for termination connected between the second output terminal 16 and a potential setting terminal 17.

7. 发明专利

JP2001094189A CERAMIC PACKAGE 失效
公开(公告)号：JP2001094189A
公开(公告)日：2001-04-06
申请号：JP26882299
申请日：1999-09-22
申请人： NIPPON TELEGRAPH & TELEPHONE
发明人： TADOKORO TAKASHI , OKAYASU MASANOBU , NAKAMURA MAKOTO
IPC分类号： H01L23/02 , H01L23/06 , H01L23/08 , H01S5/022
摘要： PROBLEM TO BE SOLVED: To provide a ceramic package, which enables high-density packaging also in a transmission of a 50 Ω system, a 25 Ω system or the like, can transmit high-frequency power at low cost, and moreover without discontinuity of its characteristic impedance and moreover, enables efficient heat dissipation. SOLUTION: A ceramic package, which has a metal member 6 having a step, a wiring board 7 mounted on the member 6, and microstrip lines 4 which are penetrated a ceramic film to connect with signal conductors 3, is constituted. Even though components of different thicknesses are mounted on the member 6, the steps of the components are properly adjusted to make even the heights of the upper surfaces of the components, the length of the wire at connecting of the components with each other with a gold wire is made shortest, to prevent the inductance of the package from being increased and the member 6 is formed as a ground conductor, whereby high-frequency power is transmitted without discontinuity of the characteristic impedance of the package and heat, which is generated from the components mounted on the member 6, can be efficiently made to radiate through the member 6.

8. 发明专利

JPH11234065A IMPEDANCE CONVERTING AND AMPLIFYING CIRCUIT 失效
公开(公告)号：JPH11234065A
公开(公告)日：1999-08-27
申请号：JP5129898
申请日：1998-02-18
申请人： NIPPON TELEGRAPH & TELEPHONE
发明人： ISHIHARA NOBORU , NAKAMURA MAKOTO , TOBA HIROSHI
IPC分类号： H03F3/68 , H03H11/40 , H04B10/00 , H04B10/22
摘要： PROBLEM TO BE SOLVED: To enable programmable switching of characteristics to make them adaptable to various applications. SOLUTION: This circuit is equipped with voltage amplifying circuits 3A to 3F, having their input sides connected to a signal input terminal 2 in common, resistors 4A to 4F, a selection control circuit 12 which operates one of the voltage amplifying circuits 3A to 3F, and an OR amplifying circuit 11 which takes out the output of the voltage amplifying circuit in operation; and the resistor 4A is connected between the input and output of the voltage amplifying circuit 3A and the resistors 4B to 4F are connected between the outputs of the voltage amplifying circuit 3A to 3F. By having a logic selection control signal which is applied to a control input terminal group 13 inputted to the selection control circuit 12, and then one of the voltage amplifying circuits 3A to 3F is placed in operation, the remaining circuits are all stopped. Thus, one of different kinds of voltage amplifying circuit is selected and used to secure a wide operation range for a wide operation frequency range and received signal levels.

9. 发明专利

JPH0918525A DISCRIMINATING AND TIMING EXTRACTING CIRCUIT 失效
公开(公告)号：JPH0918525A
公开(公告)日：1997-01-17
申请号：JP18638395
申请日：1995-06-29
申请人： NIPPON TELEGRAPH & TELEPHONE
发明人： NAKAMURA MAKOTO , ISHIHARA NOBORU , AKAZAWA YUKIO
IPC分类号： H04L25/40 , H03L7/00 , H04L7/027 , H04L7/033
摘要： PURPOSE: To provide a discriminating and timing extracting circuit which can extract a clock from burst input data instantaneously and has small deviation between the extracted clock and optimum discrimination and timing even when the continuance of the same code of the burst input data is long. CONSTITUTION: The oscillation of a 1st voltage-controlled oscillator 4a is controlled with a 1st gating signal outputted by a 1st gating circuit equipped with a delay circuit, an exclusive OR circuit, and a logic inverting circuit. The discriminating and timing extracting circuit TC1 which discriminates the burst input data by a 1st discriminating circuit 5a according to the clock outputted by this 1st voltage-controlled oscillator 4a locks the phase of the clock by a PLL 11 and connects the oscillation frequency control terminal of the 1st voltage-controlled oscillator 4a and the oscillation frequency control terminal of a 2nd voltage-controlled oscillator 4a in the PLL 11 to the output terminal of a low-pass filter 7 in the PLL 11.

10. 发明专利

JPH06303065A LIMITER AMPLIFIER 失效
公开(公告)号：JPH06303065A
公开(公告)日：1994-10-28
申请号：JP9096093
申请日：1993-04-19
申请人： NIPPON TELEGRAPH & TELEPHONE
发明人： NAKAMURA MAKOTO , ISHIHARA NOBORU
IPC分类号： H03G11/00
摘要： PURPOSE:To suppress the amplitude fluctuations and level fluctuation of a limit output by connecting a first conductive amplifier to a second conductive amplifier whose type is different in series, and limiting the upper limit and lower limit of the output by the threshold level of a transistor. CONSTITUTION:This device is constituted of an (n) channel driving type CMOS amplifier 12, (p) channel driving type CMOS amplifier 13, input terminal 14, and output terminal 15. In the CMOS limiter amplifier, the threshold level of the transistor is used as the upper limit and lower limit of the output without using any resistance in a conventional manner so that the limit characteristic of the output can be obtained. Thus, the (n) channel driving type CMOS amplifier 12 is connected to the (p) channel driving type CMOS amplifier 13 in series, so that the upper limit and lower limit of the output of the limiter amplifier can be set. Thus, the output limit level of the limiter amplifier depends on the transistor characteristic. Therefore, the fluctuation of the output level can easily be reduced.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式