会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明专利
    • Programmable logic device including multiplier and configuration thereof to reduce resource utilization
    • 可编程逻辑器件,包括冗余和配置,以减少资源利用
    • JP2006238487A
    • 2006-09-07
    • JP2006130820
    • 2006-05-09
    • Altera Corpアルテラ コーポレイションAltera Corporation
    • LANGHAMMER MARTINHWANG CHIAO KAISTARR GREGORY
    • G06F7/00H03K19/177G06F7/52H01L21/82H03H17/06
    • H03K19/17744G06F7/523G06F2207/3816H03K19/17728H03K19/17732
    • PROBLEM TO BE SOLVED: To provide a programmable logic device equipped with a multiplier circuit configured to reduce resource utilization. SOLUTION: In the programmable logic device having the dedicated multiplier circuit, some of scan chain registers normally used for testing the device are arranged proximately to the inputs of the multipliers. Those scan chain registers are ANDed with input registers and can be loaded by the template of '1' or '0'. Thus, when '0' is loaded to a least significant bit and '1' is loaded to remaining bits, subset multiplication is allowed. The multiplier is composed of blocks together with other components, and can be configured as a finite impulse response (FIR) filter. In such configurations, the scan chain registers can be used for loading a filter coefficient and limited logics and routing resources on the device are prevented from being utilized. COPYRIGHT: (C)2006,JPO&NCIPI
    • 要解决的问题:提供一种配备有减少资源利用的乘法器电路的可编程逻辑器件。 解决方案:在具有专用乘法器电路的可编程逻辑器件中,通常用于测试器件的扫描链寄存器中的某些扫描链寄存器被布置在乘法器的输入端附近。 那些扫描链寄存器与输入寄存器进行“与”运算,可以由模板“1”或“0”加载。 因此,当“0”被加载到最低有效位并且“1”被加载到剩余的位时,允许子集乘法。 乘法器与其他组件一起组成,可以配置为有限脉冲响应(FIR)滤波器。 在这种配置中,扫描链寄存器可用于加载滤波器系数,并且防止了设备上的有限逻辑和路由资源被利用。 版权所有(C)2006,JPO&NCIPI