专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2007215161A Specialized processing block for programmable logic device 有权
标题翻译：专用加工块可编程逻辑器件
公开(公告)号：JP2007215161A
公开(公告)日：2007-08-23
申请号：JP2006344566
申请日：2006-12-21
申请人： Altera Corp , アルテラコーポレイションAltera Corporation
发明人： LANGHAMMER MARTIN , LEE KWAN YEE MARTIN , AZGOMI ORANG , STREICHER KEONE , LIN YI-WEN
IPC分类号： H03K19/173 , G06F7/00 , G06F17/10
CPC分类号： H03K19/17732 , G06F7/527 , G06F7/5272
摘要： PROBLEM TO BE SOLVED: To provide a specialized processing block for a programmable logic device. SOLUTION: The specialized processing block for the programmable logic device incorporates a fundamental processing unit that performs a sum of two multiplications, adding the partial products of both multiplications, without computing the individual multiplications. Such fundamental processing units consume less area than conventional separate multipliers and adders. The specialized processing block, further, has input and output stages, as well as a loopback function, to allow the block to be configured for various digital signal processing operations. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：为可编程逻辑器件提供专门的处理块。解决方案：可编程逻辑器件的专用处理块包含一个基本处理单元，它执行两次乘法和的总和，加上两个乘法的部分乘积，而不计算各个乘法。这种基本处理单元消耗的面积小于传统的单独乘法器和加法器。此外，专用处理块具有输入和输出级以及环回功能，以允许块被配置用于各种数字信号处理操作。版权所有（C）2007，JPO＆INPIT

2. 发明专利

JP2012157066A Specialized processing block for programmable logic device 有权
标题翻译：专用加工块可编程逻辑器件
公开(公告)号：JP2012157066A
公开(公告)日：2012-08-16
申请号：JP2012092020
申请日：2012-04-13
申请人： Altera Corp , アルテラコーポレイションAltera Corporation
发明人： LANGHAMMER MARTIN , LEE KWAN YEE MARTIN , AZGOMI ORANG , STREICHER KEONE , LIN YI-WEN
IPC分类号： H03K19/173
CPC分类号： H03K19/17732 , G06F7/527 , G06F7/5272
摘要： PROBLEM TO BE SOLVED: To provide a specialized processing block for a programmable logic device.SOLUTION: A specialized processing block for a programmable logic device incorporates a fundamental processing unit that performs a sum of two operations of multiplication by adding partial products of both of the two operations of multiplication, without computing the individual multiplication. Such fundamental processing units consume less area than conventional separate multipliers and adders. The specialized processing block, further, has input and output stages, as well as a loopback function, to allow the block to be configured for various digital signal processing operations.
摘要翻译：要解决的问题：为可编程逻辑器件提供专门的处理块。解决方案：用于可编程逻辑器件的专门的处理块包括基本处理单元，其基本处理单元，其通过加上乘法的两个运算的两个乘积的部分乘积来执行乘法的两个运算，而不计算各个乘法。这种基本处理单元消耗的面积小于传统的单独乘法器和加法器。此外，专用处理块具有输入和输出级以及环回功能，以允许块被配置用于各种数字信号处理操作。版权所有（C）2012，JPO＆INPIT

3. 发明专利

JP2007215192A Specialized processing block for programmable logic device 有权
标题翻译：专用加工块可编程逻辑器件
公开(公告)号：JP2007215192A
公开(公告)日：2007-08-23
申请号：JP2007029842
申请日：2007-02-08
申请人： Altera Corp , アルテラコーポレイションAltera Corporation
发明人： LEE KWAN YEE MARTIN , LANGHAMMER MARTIN , LIN YI-WEN , NGUYEN TRIET M
IPC分类号： H03K19/173 , G06F7/38
CPC分类号： G06F7/49963 , G06F7/49921 , G06F7/49947 , G06F7/5443
摘要： PROBLEM TO BE SOLVED: To provide improved rounding and saturation capabilities of the DSP block of a PLD. SOLUTION: A specialized processing block for a programmable logic device includes circuitry for performing multiplications and sums thereof, as well as circuitry for rounding the result. The rounding circuitry can selectably perform round-to-nearest and round-to-nearest-even operations. In addition, the bit position at which rounding occurs is preferably selectable. The specialized processing block preferably also includes saturation circuitry to prevent overflows and underflows, and the bit position at which saturation occurs also preferably is selectable. The selectability of both the rounding and saturation positions provides control of the output data word width. The rounding and saturation circuitry may be selectably located in different positions based on timing needs. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供PLD的DSP块的改进的舍入和饱和能力。解决方案：用于可编程逻辑器件的专用处理块包括用于执行其乘法和和的电路，以及用于对结果进行舍入的电路。四舍五入电路可以选择性地执行圆到最近和从最接近平移的操作。此外，优选地可选择进行舍入的位位置。专门的处理块优选地还包括用于防止溢出和下溢的饱和电路，并且优选地可选择饱和发生的位位置。舍入和饱和位置的选择性提供了输出数据字宽度的控制。舍入和饱和电路可以基于定时需要可选地位于不同的位置。版权所有（C）2007，JPO＆INPIT

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式