专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

EP2562936B1 Differential integrated input circuit 有权
公开(公告)号：EP2562936B1
公开(公告)日：2018-09-12
申请号：EP12177426.9
申请日：2012-07-23
申请人： NXP B.V.
发明人： Waardenburg, Cornelis Klaas , Butselaar, Stefan Gerhard Erich , Gelissen, Ben , El-Ghorba, Mehdi , Boomkamp, Louk
IPC分类号： H03K5/24 , H03F3/45
CPC分类号： H03F3/4508 , H03F3/45179 , H03F2203/45306 , H03F2203/45318 , H03F2203/45352 , H03F2203/45374 , H03F2203/45394 , H03F2203/45562 , H03F2203/45594 , H03F2203/45604 , H03F2203/45658 , H03F2203/45702 , H03K5/2418 , H03K5/2481
摘要： An apparatus, system, and method are provided for a differential integrated input circuit. The apparatus includes n-type semiconductor devices and p-type semiconductor devices. The p-type semiconductor devices are cross-coupled with the n-type semiconductor devices. Each of the p-type semiconductor devices biases a corresponding n-type semiconductor device.

2. 发明公开

EP3180855A1 APPARATUS TO CONVERT ELECTRICAL SIGNALS FROM SMALL-SIGNAL FORMAT TO RAIL-TO-RAIL FORMAT 审中-公开
标题翻译：用于将电信号从小信号格式转换为轨到轨格式的设备
公开(公告)号：EP3180855A1
公开(公告)日：2017-06-21
申请号：EP15795045.2
申请日：2015-06-15
申请人： Qualcomm Incorporated
发明人： LI, Miao , KONG, Xiaohua , REN, Dong
IPC分类号： H03F1/02 , H03F3/45 , H03F3/50 , H04L25/02
CPC分类号： H03F3/505 , H03F1/0272 , H03F3/45183 , H03F3/4565 , H03F3/45708 , H03F2200/453 , H03F2200/78 , H03F2203/45292 , H03F2203/45416 , H03F2203/45418 , H03F2203/45424 , H03F2203/45594 , H03F2203/45604 , H03F2203/45664 , H03F2203/45702 , H04L25/0276
摘要： Techniques for converting a signal from a small-signal format into a rail-to-rail format are described herein. In one embodiment, a receiver comprises a voltage-level shifter configured to shift a common-mode voltage of a differential signal to obtain a level-shifted differential signal, an amplifier configured to amplify the level-shifted differential signal into an amplified differential signal, and a driver stage configured to convert the amplified differential signal into a rail-to-rail signal. The receiver also comprises a common-mode feedback circuit configured to generate a feedback voltage that is proportional to an output common-mode voltage of the amplifier, and to generate a bias voltage for input to the amplifier based on a difference between the feedback voltage and a reference voltage, wherein the output common-mode voltage of the amplifier depends on the bias voltage.
摘要翻译：这里描述了用于将来自小信号格式的信号转换成轨到轨格式的技术。在一个实施例中，接收器包括：电压电平移位器，被配置为移位差分信号的共模电压以获得电平移位的差分信号;放大器，被配置为将电平移位的差分信号放大成放大的差分信号; 以及驱动器级，被配置为将放大的差分信号转换成轨到轨信号。所述接收器还包括共模反馈电路，所述共模反馈电路被配置为生成与所述放大器的输出共模电压成比例的反馈电压，并且基于所述反馈电压与所述放大器之间的差产生用于输入到所述放大器的偏置电压参考电压，其中放大器的输出共模电压取决于偏置电压。

3. 发明公开

EP2932596A4 ANALOG BASEBAND FILTER FOR RADIO TRANSCEIVER 有权
标题翻译：模拟基础设备FÜRFUNKSENDEEMPFÄNGER
公开(公告)号：EP2932596A4
公开(公告)日：2016-08-17
申请号：EP13875874
申请日：2013-07-01
申请人： SAMSUNG ELECTRONICS CO LTD
发明人： KIM JAE-KWON , LEE JONG-WOO , LIM JAE-HYUN
IPC分类号： H03H11/02 , H03G3/20 , H04L25/02
CPC分类号： H03F1/30 , H03F3/45179 , H03F3/505 , H03F2200/447 , H03F2203/45591 , H03F2203/45604 , H03G1/0088 , H03G3/001 , H04B1/005 , H04B1/401
摘要： An analog baseband filter for a radio transceiver is provided. An analog baseband filter for a multi-mode multi-band radio transceiver includes a current-voltage conversion amplifier converting a current received at the analog baseband filter into a voltage and adjusting a gain of an output voltage of the current-voltage conversion amplifier using a plurality of resistors, and a source follower circuit compensating for temperature for the output voltage of the current-voltage conversion amplifier.
摘要翻译：提供了一种用于无线电收发器的模拟基带滤波器。一种用于多模式多频带无线电收发器的模拟基带滤波器包括电流 - 电压转换放大器，其将在模拟基带滤波器处接收到的电流转换为电压，并使用电压 - 电压转换放大器调整电流 - 电压转换放大器的输出电压的增益多个电阻器和补偿电流 - 电压转换放大器的输出电压的温度的源极跟随器电路。

4. 发明公开

EP2804316A3 Signal processing circuit, resolver digital converter, and multipath nested mirror amplifier 审中-公开
标题翻译：信号处理电路，用于溶解和交错式多路径反射镜放大器数字转换器
公开(公告)号：EP2804316A3
公开(公告)日：2015-09-16
申请号：EP14164157.1
申请日：2014-04-10
申请人： Renesas Electronics Corporation
发明人： FUNATO, Yoshihiro , KUMAMOTO, Toshio , YOSHIZAWA, Tomoaki , KUROOKA, Kazuaki
IPC分类号： H03F3/393 , H03F3/00 , H03F3/45
CPC分类号： H03F3/2171 , H03F3/005 , H03F3/393 , H03F3/45179 , H03F3/45192 , H03F3/45762 , H03F3/45946 , H03F2200/264 , H03F2200/271 , H03F2200/375 , H03F2200/408 , H03F2200/411 , H03F2200/81 , H03F2203/45012 , H03F2203/45028 , H03F2203/45116 , H03F2203/45136 , H03F2203/45138 , H03F2203/45174 , H03F2203/45212 , H03F2203/45512 , H03F2203/45528 , H03F2203/45558 , H03F2203/45594 , H03F2203/45601 , H03F2203/45604 , H03F2203/45631 , H03F2203/45632 , H03F2203/45634 , H03F2203/45641 , H03F2203/45681 , H03F2203/45698 , H03F2203/45726
摘要： A signal processing circuit includes a chopper amplifier (1) that has a differential amplifier circuit (AMP1) that amplifies differential input signals Vsp(t) and Vsm(t), and an adder circuit (1B) that generates an addition signal Vfil(t) by addition of the chopper output signal Vsub(t) that the chopper amplifier (1) generates. Differential signals inputted into the differential amplifier circuit (AMP1) are interchanged for every first phase period and second phase period, and the adder circuit (1B) generates the addition signal by addition of the chopper output signal in the first phase period and in the second phase period.
摘要翻译：一种信号处理电路，包括斩波器放大器（1）也有一个差分放大器电路（AMP1）做放大差分输入信号V SP（t）和VSM（t）和到加法器电路（1B）那样生成加法信号Vfil（吨）通过加入斩波输出信号V子（t）的所做的斩波放大器（1）基因率。输入到差分放大器电路（AMP 1）的差分信号被互换对于每一个第一相位周期和第二相位期间，和所述加法器电路（1B）基因速率通过加入在第一阶段期间的斩波器的输出信号的和在所述第二相加信号相期。

5. 发明公开

EP2498052A2 High-linearity signal-processing amplifier 有权转让
标题翻译： HochlinearerSignalverarbeitungsverstärker
公开(公告)号：EP2498052A2
公开(公告)日：2012-09-12
申请号：EP12157997.3
申请日：2012-03-02
申请人： Honeywell International, Inc.
发明人： Bingel, Thomas J. , Smith, Douglas E. , Sanders, Steven J. , Tran Vo, Deanne , Ross, Craig G. , Mead, Derek
IPC分类号： G01C19/72
CPC分类号： G01C19/721 , G01J1/46 , H03F1/3211 , H03F3/087 , H03F3/45475 , H03F2200/261 , H03F2203/45512 , H03F2203/45518 , H03F2203/45528 , H03F2203/45594 , H03F2203/45604 , H03G11/02
摘要： A clamp-point active circuit is provided. The clamp-point active circuit includes a rate amplifier configured to receive an output from a device transitioning between at least two levels. The clamp-point active circuit has at least one switching device configured to receive an output from the rate amplifier. The at least one switching device is in at least one respective feedback loop of the rate amplifier. A switching of the at least one switching device causes the rate amplifier to amplify with high linearity in a desired operating range and to clamp outputs received from the transitioning device that are outside the desired operating range to a fixed level.
摘要翻译：提供一个钳位有源电路。钳位有源电路包括速率放大器，其被配置为接收来自在至少两个电平之间转换的器件的输出。钳位有源电路具有至少一个开关器件，其被配置为接收来自速率放大器的输出。所述至少一个开关装置位于所述速率放大器的至少一个相应的反馈回路中。至少一个开关装置的切换使得速率放大器在期望的操作范围内以高线性度放大，并将从期望工作范围之外的转换装置接收的输出钳位到固定电平。

6. 发明授权

EP0621688B1 High-impedance circuit 失效
标题翻译：高阻抗电路
公开(公告)号：EP0621688B1
公开(公告)日：2001-10-31
申请号：EP94106012.1
申请日：1994-04-18
申请人： SANYO ELECTRIC Co., Ltd.
发明人： Hosoya, Nobukazu
IPC分类号： H03H11/46 , H04N5/46
CPC分类号： H04N9/642 , H03F3/45071 , H03F3/45085 , H03F2203/45576 , H03F2203/45594 , H03F2203/45604 , H03F2203/45612 , H03H11/46 , H04N5/46

7. 发明公开

EP0716503A1 Amplificateur à taux de distorsion réduit 失效
标题翻译： Verstärkermit reduzierter Verzerrung
公开(公告)号：EP0716503A1
公开(公告)日：1996-06-12
申请号：EP95203254.8
申请日：1995-11-27
申请人： PHILIPS COMPOSANTS , PHILIPS ELECTRONICS N.V.
发明人： Philippe, Pascal
IPC分类号： H03F1/30 , H03F3/45
CPC分类号： H03F3/45098 , H03F1/3211 , H03F2203/45601 , H03F2203/45604 , H03F2203/45652 , H03F2203/45672 , H03F2203/45702 , H03F2203/45722
摘要： Amplificateur comportant un premier transistor de sortie (T2a) et un deuxième transistor de sortie (T3a), de même polarité et en configuration "push-pull", ainsi qu'un transistor d'entrée (T1a) dont le collecteur est couplé à la base du premier transistor de sortie (T2a).
Selon l'invention, l'amplificateur comporte en outre un troisième (T2b) et un quatrième (T3b) transistor de sortie, lesquels sont également agencés en configuration "push-pull", ainsi qu'un transistor d'entrée supplémentaire (T1b) dont l'émetteur est couplé à l'émetteur du dit transistor d'entrée (T1a) et dont le collecteur est couplé à la base du deuxième transistor de sortie (T3a) et à la base du troisième transistor de sortie (T2b), la base du quatrième transistor de sortie (T3b) étant couplée au collecteur du dit transistor d'entrée (T1a).
摘要翻译： IF放大器电路由将信号传递到第一（100）和第二（200）推挽晶体管电路的输入晶体管（T1a）组成。第一电路由推挽配置中的两个晶体管（T2a，T3a）组成。一个晶体管的基极耦合到第二推挽晶体管对（T2b，T3b），并且晶体管（T4a，T4b）耦合第一电路中的第二晶体管。另外的晶体管（T1b）输出信号。

8. 发明公开

EP0621688A3 High-impedance circuit 失效
标题翻译： Schaltung mit hoher Impedanz。
公开(公告)号：EP0621688A3
公开(公告)日：1995-12-27
申请号：EP94106012.1
申请日：1994-04-18
申请人： SANYO ELECTRIC Co., Ltd.
发明人： Hosoya, Nobukazu
IPC分类号： H03H11/46 , H04N5/46
CPC分类号： H04N9/642 , H03F3/45071 , H03F3/45085 , H03F2203/45576 , H03F2203/45594 , H03F2203/45604 , H03F2203/45612 , H03H11/46 , H04N5/46
摘要： A high-impedance circuit includes a differential pair circuit (Tr6,Tr7) composed of a first transistor and a second transistor, and a buffer circuit. The buffer circuit includes an NPN type transistor pair (Tr3,Tr5,Tr8,Tr9) composed of a cascade connection of NPN type transistors, and a PNP type transistor pair (Tr2,Tr4,Tr10,Tr11) composed of a cascade connection of PNP type transistors, and bases of the NPN type transistors and bases of PNP type transistors respectively corresponding to the NPN type transistors are connected to each other, respectively so as to constitute current mirror circuits. An output of the differential pair circuit is connected to a cascade connection point of the NPN type transistor pair (Tr3,Tr5,Tr8,Tr9), and an emitter of an NPN type transistor (Tr5,Tr8) included in the NPN type transistor pair is connected to the ground via a constant current source (I2,I4), and the emitter is connected to bases of the first transistor (Tr6) and the second transistor (Tr7) via resistors (R1), respectively. Therefore, the output of the differential pair circuit is fed-back to inputs of the differential pair circuit, i.e. the bases of the first transistor and the second transistor as base currents.
摘要翻译：高阻抗电路包括由第一晶体管和第二晶体管构成的差分对电路和缓冲电路。缓冲电路包括由NPN型晶体管的级联连接的NPN型晶体管对和由PNP型晶体管的级联连接构成的PNP型晶体管对，以及NPN型晶体管和PNP型晶体管的基极分别对应于 NPN型晶体管分别相互连接，构成电流镜电路。差分对电路的输出端连接到NPN型晶体管对的级联连接点，NPN型晶体管对中包含的NPN型晶体管的发射极通过恒流源与地相连，发射极分别经由电阻器连接到第一晶体管和第二晶体管的基极。因此，差分对电路的输出被反馈到差分对电路的输入端，即第一晶体管和第二晶体管的基极作为基极电流。

9. 发明公开

EP0621688A2 High-impedance circuit 失效
标题翻译：具有高阻抗电路。
公开(公告)号：EP0621688A2
公开(公告)日：1994-10-26
申请号：EP94106012.1
申请日：1994-04-18
申请人： SANYO ELECTRIC Co., Ltd.
发明人： Hosoya, Nobukazu
IPC分类号： H03H11/46 , H04N5/46
CPC分类号： H04N9/642 , H03F3/45071 , H03F3/45085 , H03F2203/45576 , H03F2203/45594 , H03F2203/45604 , H03F2203/45612 , H03H11/46 , H04N5/46
摘要： A high-impedance circuit includes a differential pair circuit (Tr6,Tr7) composed of a first transistor and a second transistor, and a buffer circuit. The buffer circuit includes an NPN type transistor pair (Tr3,Tr5,Tr8,Tr9) composed of a cascade connection of NPN type transistors, and a PNP type transistor pair (Tr2,Tr4,Tr10,Tr11) composed of a cascade connection of PNP type transistors, and bases of the NPN type transistors and bases of PNP type transistors respectively corresponding to the NPN type transistors are connected to each other, respectively so as to constitute current mirror circuits. An output of the differential pair circuit is connected to a cascade connection point of the NPN type transistor pair (Tr3,Tr5,Tr8,Tr9), and an emitter of an NPN type transistor (Tr5,Tr8) included in the NPN type transistor pair is connected to the ground via a constant current source (I2,I4), and the emitter is connected to bases of the first transistor (Tr6) and the second transistor (Tr7) via resistors (R1), respectively. Therefore, the output of the differential pair circuit is fed-back to inputs of the differential pair circuit, i.e. the bases of the first transistor and the second transistor as base currents.

10. 发明公开

EP0271953A3 Schaltungsanordnung mit steuerbarer Verstärkung 失效转让
标题翻译：增益放大器
公开(公告)号：EP0271953A3
公开(公告)日：1989-08-02
申请号：EP87202463.3
申请日：1987-12-09
申请人： Philips Patentverwaltung GmbH , Philips Electronics N.V.
发明人： Jansen, Winfrid
IPC分类号： H03G1/00 , H03F3/45
CPC分类号： H03F3/45085 , H03F2203/45362 , H03F2203/45392 , H03F2203/45466 , H03F2203/45506 , H03F2203/45594 , H03F2203/45604 , H03F2203/45702 , H03G1/0023
摘要： Aus zwei ein- und ausgangsseitig parallelgeschalteten Differenzverstärkern (640, 641; 630, 631) mit unterschiedlichen, gegensinnig zueinander veränderbaren Verstärkungen bestehender Verstärker. Die Verstärkung des einen (640, 641) dieser Differenzverstärker ist dadurch herabgesetzt, daß zwischen seine Eingangsklemmen ein erster Widerstand (611) und zwischen zumindest eine dieser Eingangsklemmen und die korrespondierende Eingangsklemme des anderen (630, 631) Differenzverstärkers ein weiterer Widerstand (612, 613) geschaltet ist. Dadurch ergibt sich für diesen Verstärker eine Spannungsteilung des Eingangssignals, so daß der Aussteuerbereich vergrößert werden kann.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式