会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明公开
    • PROCESSING WITH COMPACT ARITHMETIC PROCESSING ELEMENT
    • 用紧凑算术处理元素的处理
    • EP2443551A2
    • 2012-04-25
    • EP10790095.3
    • 2010-06-16
    • Singular Computing, LLCBates, Joseph
    • BATES, Joseph
    • G06F9/38G06F9/46G06F13/14
    • G06F7/483G06F7/38G06F7/4833G06F7/5235H03K19/17728
    • A processor or other device, such as a programmable and/or massively parallel processor or other device, includes processing elements designed to perform arithmetic operations (possibly but not necessarily including, for example, one or more of addition, multiplication, subtraction, and division) on numerical values of low precision but high dynamic range (“LPHDR arithmetic”). Such a processor or other device may, for example, be implemented on a single chip. Whether or not implemented on a single chip, the number of LPHDR arithmetic elements in the processor or other device in certain embodiments of the present invention significantly exceeds (e.g., by at least 20 more than three times) the number of arithmetic elements, if any, in the processor or other device which are designed to perform high dynamic range arithmetic of traditional precision (such as 32 bit or 64 bit floating point arithmetic).
    • 诸如可编程和/或大规模并行处理器或其他设备的处理器或其他设备包括被设计用于执行算术运算的处理元件(可能但不一定包括例如加法,乘法,减法和除法中的一个或多个 )对低精度但高动态范围(“LPHDR算术”)的数值进行处理。 例如,这种处理器或其他设备可以在单个芯片上实现。 无论是否在单个芯片上实现,在本发明的某些实施例中,处理器或其他设备中的LPHDR算术单元的数量显着超过(例如,至少超过三倍)算术单元的数量,如果有的话 ,在被设计来执行传统精度的高动态范围算术(例如32位或64位浮点算术)的处理器或其他设备中。
    • 9. 发明公开
    • Logarithmic function arithmetic unit including means for separately processing pseudo division and multiplication
    • 对于对数函数运算单元,设置有用于伪除法和乘法的单独的处理。
    • EP0366155A2
    • 1990-05-02
    • EP89120128.7
    • 1989-10-30
    • NEC CORPORATION
    • Nakayama, Misayo c/o NEC Corporation
    • G06F7/556G06F1/03
    • G06F1/0307G06F7/4833G06F7/556
    • In a log e (1 + x/y) arithmetic unit by use of the STL algorithm, in order to reduce the arithmetic time, a pseudo division is at first effected by use of w = (2X k - Y k ) for k, initial values being mantissas X and Y of given x 2 -i ·X and y = 2 -j ·Y to produce X m and Y m , and thereafter, using X m and Y m as initial values a pseudo multiplication is effected by use of X k+1 = (X k + Γ k ) or X k+1 = X k /2 for k to obtain a mantissa of log e (1 + x/y). The unit comprises coefficient generator for producing k and Γ k , and first and second adder/subtractors accompanying with first and second registers for executing the pseudo division and the pseudo multipliction according to k and Γ k from the coefficient generator.
    • 在一个包厢(1 + X / Y)通过使用STL算法的运算单元中,为了减少运算时间,伪分割首先通过使用瓦特=的实现(2Xk - YK)对于k,初始值是 尾数x和Y的给定的x 2的 .X和y = 2 .Y产生XM YM和,之后,用XM YM和作为初始值的伪乘法是通过使用X k的影响+ 1 =(值Xk + GAMMA K)或值Xk + 1 =值Xk / 2 k以获得包厢的尾数(1 + X / Y)。 该单元包括系数发生器,用于生产K和K GAMMA,以及第一和第二加法器/减法器与第一和第二寄存器伴随用于从所述系数发生器执行伪分割和伪multiplictiongemäß到k和GAMMAķ。