会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • METHOD FOR CLEANING A SEMICONDUCTOR DEVICE
    • 清洁半导体器件的方法
    • US20100330794A1
    • 2010-12-30
    • US12819675
    • 2010-06-21
    • Hirokazu KURISUYutaka TakeshimaItaru KannoMasahiko HigashiYusaku Hirota
    • Hirokazu KURISUYutaka TakeshimaItaru KannoMasahiko HigashiYusaku Hirota
    • H01L21/28H01L21/306
    • H01L21/02063H01L21/28518H01L21/76831H01L21/76895
    • There is provided a method for cleaning a semiconductor device capable of making compatible the inhibition of dissolution of a gate metal material and the acquisition of a favorable contact resistance. A method for cleaning a semiconductor device includes steps: a semiconductor substrate including silicon, and having a main surface is prepared; a multilayer gate including a metal layer and a silicon layer stacked sequentially from the bottom is formed over the main surface; a silicide layer is formed over the main surface and the silicon layer surface; an insulation layer is formed over the silicide layer in each of the main surface and the multilayer gate surface; a shared contact hole is formed in the insulation layer in such a manner that the silicide layer in the main surface of the semiconductor substrate and the surface of the multilayer gate is exposed from the insulation layer; and the shared contact hole is subjected to sulfuric acid cleaning, aqueous hydrogen peroxide cleaning, and APM cleaning separately, respectively, thereby to remove an altered layer formed in the shared contact hole.
    • 提供了一种能够使与栅极金属材料的溶解的抑制兼容并且获得良好的接触电阻的半导体器件的清洁方法。 一种清洗半导体器件的方法,包括步骤:制备包括硅并具有主表面的半导体衬底; 在主表面上形成包括从底部依次堆叠的金属层和硅层的多层栅极; 在主表面和硅层表面上形成硅化物层; 在主表面和多层栅极表面中的每一个中的硅化物层上形成绝缘层; 在绝缘层中形成共享接触孔,使得半导体衬底的主表面中的硅化物层和多层栅极的表面从绝缘层露出; 分别对共用接触孔进行硫酸清洗,过氧化氢水清洗和APM清洗,从而除去形成在共用接触孔中的变化层。
    • 8. 发明授权
    • Manufacturing method of semiconductor device
    • 半导体器件的制造方法
    • US08569136B2
    • 2013-10-29
    • US13438972
    • 2012-04-04
    • Itaru Kanno
    • Itaru Kanno
    • H01L21/8234
    • H01L21/823468H01L21/823418H01L21/823814H01L21/823864H01L29/6653
    • A manufacturing method of a semiconductor device is provided which can improve the performance of the semiconductor device. Ion implantation is applied to nMIS regions 1A and 1B and pMIS regions 1C and 1D of a semiconductor substrate 1 with offset spacers formed over sidewalls of gate electrodes GE1, GE2, GE3, and GE4 to thereby form extension regions for source and drain. In this case, a different photoresist pattern is used for each of the nMIS regions 1A and 1B and the pMIS regions 1C and 1D to individually perform the corresponding ion implantation. Every time the photoresist pattern is re-created, the offset spacer is also re-created.
    • 提供一种可以提高半导体器件的性能的半导体器件的制造方法。 将离子注入施加到半导体衬底1的nMIS区域1A和1B以及pMIS区域1C和1D,其中半导体衬底1具有形成在栅电极GE1,GE2,GE3和GE4的侧壁上的偏移间隔物,从而形成用于源极和漏极的延伸区域。 在这种情况下,对于nMIS区域1A和1B以及pMIS区域1C和1D中的每一个使用不同的光致抗蚀剂图案来单独执行相应的离子注入。 每次重新制造光致抗蚀剂图案时,也重新创建偏移间隔物。