会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • Methods and apparatus using commutative error detection values for fault isolation in multiple node computers
    • 使用多节点计算机故障隔离交换误差检测值的方法和装置
    • US20060248370A1
    • 2006-11-02
    • US11106069
    • 2005-04-14
    • Gheorghe AlmasiMatthias BlumrichDong ChenPaul CoteusAlan GaraMark GiampapaPhilip HeidelbergerDirk HoenickeSarabjeet SinghBurkhard Steinmacher-BurowTodd TakkenPavlos Vranas
    • Gheorghe AlmasiMatthias BlumrichDong ChenPaul CoteusAlan GaraMark GiampapaPhilip HeidelbergerDirk HoenickeSarabjeet SinghBurkhard Steinmacher-BurowTodd TakkenPavlos Vranas
    • G06F11/00
    • G06F11/1633
    • The present invention concerns methods and apparatus for performing fault isolation in multiple node computing systems using commutative error detection values—for example, checksums—to identify and to isolate faulty nodes. In the present invention nodes forming the multiple node computing system are networked together and during program execution communicate with one another by transmitting information through the network. When information associated with a reproducible portion of a computer program is injected into the network by a node, a commutative error detection value is calculated and stored in commutative error detection apparatus associated with the node. At intervals, node fault detection apparatus associated with the multiple node computer system retrieve commutative error detection values saved in the commutative error detection apparatus associated with the node and stores them in memory. When the computer program is executed again by the multiple node computer system, new commutative error detection values are created; the node fault detection apparatus retrieves them and stores them in memory. The node fault detection apparatus identifies faulty nodes by comparing commutative error detection values associated with reproducible portions of the application program generated by a particular node from different runs of the application program. Differences in commutative error detection values indicate that the node may be faulty.
    • 本发明涉及在多节点计算系统中使用交换性错误检测值(例如校验和)识别和隔离故障节点来执行故障隔离的方法和装置。 在本发明中,形成多节点计算系统的节点被联网在一起,并且在程序执行期间通过网络传送信息彼此通信。 当与计算机程序的可再现部分相关联的信息被节点注入到网络中时,计算交换性错误检测值并将其存储在与节点相关联的交换错误检测装置中。 间歇地,与多节点计算机系统相关联的节点故障检测装置检索保存在与节点相关联的交换性错误检测装置中的交换性错误检测值,并将其存储在存储器中。 当多节点计算机系统再次执行计算机程序时,创建新的交换错误检测值; 节点故障检测装置检索它们并将其存储在存储器中。 节点故障检测装置通过比较与来自应用程序的不同运行的特定节点生成的应用程序的可再现部分相关联的交换错误检测值来识别故障节点。 交换性错误检测值的差异表明节点可能有故障。
    • 4. 发明申请
    • Low Power and Full Swing Pseudo CML Latched Logic-Gates
    • 低功耗和全摆幅伪CML锁存逻辑门
    • US20090302916A1
    • 2009-12-10
    • US12133602
    • 2008-06-05
    • Sarabjeet Singh
    • Sarabjeet Singh
    • H03K3/00
    • H03K19/0016H03K19/018514H03K19/09432
    • “Negative And” (NAND) logic gate metal oxide semiconductor field effect transistor (MOSFET) switch(es) incorporated in the first stage of a “pseudo” current mode logic (CML) latch to provide a low-resistance (or high-resistance) circuit path to the output depending on the input voltage. This/these switch(es) are also used to deactivate the first stage of the circuit during the second half of a timing clock cycle, so as to permit the first stage to be activated only during the first half of a clock cycle. “Cross-coupled” inverter(s) are also used in the second stage of the circuit to provide acceptable “rail-to-rail” output voltage differential “swing” using less current. In addition, the second stage also has MOSFET switch(es) which activate only during the second half of a timing clock cycle and are deactivated during the first half of a clock cycle, which requires use of less current and thus reduces power consumption.
    • 并联在“伪”电流模式逻辑(CML)锁存器的第一级中的“负极”(NAND)逻辑栅极金属氧化物半导体场效应晶体管(MOSFET)开关,以提供低电阻(或高电阻 )根据输入电压输出的电路路径。 这个/这些开关也用于在定时时钟周期的后半段期间去激活电路的第一级,从而允许第一级仅在时钟周期的前半部分被激活。 “交叉耦合”逆变器也用于电路的第二阶段,以使用更少的电流来提供可接受的“轨到轨”输出电压差“摆幅”。 另外,第二级还具有仅在定时时钟周期的后半段激活的MOSFET开关,并且在时钟周期的前半部分期间被激活,这需要使用更少的电流并因此降低功耗。
    • 5. 发明申请
    • High Speed
    • 高速“伪”电流模式逻辑(CML)集成电路存储器锁存器
    • US20090302893A1
    • 2009-12-10
    • US12133620
    • 2008-06-05
    • Sarabjeet Singh
    • Sarabjeet Singh
    • H03K19/20
    • H03K19/09432H03K19/096
    • “Negative And” (NAND) logic gate metal oxide semiconductor field effect transistor (MOSFET) switch(es) are incorporated in the first stage of a “pseudo” current mode logic (CML) latch to provide a low-resistance (or high-resistance) circuit path to the output depending on the input voltage. These switch(es) are also used to deactivate (or “switch-off”) the first stage of the circuit during the second half of a timing clock cycle, so as to permit the first stage to be activated (or “switched-on”) only during the first half of a clock cycle. “Cross-coupled” inverter(s) are also used in the second stage of the circuit to provide acceptable “rail-to-rail” output voltage differential “swing” using less current. In addition, the second stage also has MOSFET switch(es) which activate (or “switch-on”) only during the second half of a timing clock cycle and are deactivated (or “switched-off”) during the first half of a clock cycle, which (in combination with operation of the first stage circuit) requires use of less current and thus reduces power consumption.
    • “负”(NAND)逻辑栅极金属氧化物半导体场效应晶体管(MOSFET)开关并入“伪”电流模式逻辑(CML)锁存器的第一级,以提供低电阻(或高电平) 电阻)根据输入电压到输出的电路路径。 这些开关还用于在定时时钟周期的后半段期间停用(或“关闭”)电路的第一级,从而允许第一级被激活(或“接通”) “)只在一个时钟周期的前半段。 “交叉耦合”逆变器也用于电路的第二阶段,以使用更少的电流来提供可接受的“轨到轨”输出电压差“摆幅”。 此外,第二级还具有仅在定时时钟周期的后半段激活(或“接通”)MOSFET开关,并且在第一级的第一半期间被去激活(或“关断”) 时钟周期(与第一级电路的操作相结合)需要使用更少的电流,从而降低功耗。
    • 8. 发明申请
    • Low Power and Full Rail-to-Rail Swing Pseudo CML Latch
    • 低功率和全轨道至轨道摆动伪CML锁存器
    • US20090302915A1
    • 2009-12-10
    • US12133573
    • 2008-06-05
    • Sarabjeet Singh
    • Sarabjeet Singh
    • H03K3/00
    • H03K3/356139H03K3/35625
    • The incorporation of MOS (metal oxide semiconductor) switches in the first stage of a CML latch, which act to bring about a significant savings in current usage, and thus lower power, as well as full rail-to-rail output swing. This/these switch(es) are also used to deactivate the first stage of the circuit during the second half of a timing clock cycle, so as to permit the first stage to be activated only during the first half of a clock cycle. “Cross-coupled” inverter(s) are also used in the second stage of the circuit to provide acceptable “rail-to-rail” output voltage differential “swing” using less current. In addition, the second stage also has MOSFET switch(es) which activate only during the second half of a timing clock cycle and are deactivated during the first half of a clock cycle, which requires use of less current and thus reduces power consumption.
    • 在CML锁存器的第一级中并入MOS(金属氧化物半导体)开关,其可以显着地节省电流使用,从而降低功率,以及完全的轨至轨输出摆幅。 这个/这些开关也用于在定时时钟周期的后半段期间去激活电路的第一级,从而允许第一级仅在时钟周期的前半部分被激活。 “交叉耦合”逆变器也用于电路的第二阶段,以使用更少的电流来提供可接受的“轨到轨”输出电压差“摆幅”。 另外,第二级还具有仅在定时时钟周期的后半段激活的MOSFET开关,并且在时钟周期的前半部分期间被激活,这需要使用更少的电流并因此降低功耗。