专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08529996B2 High-temperature attachment of organic molecules to substrates 失效
标题翻译：将有机分子高温附着于底物
公开(公告)号：US08529996B2
公开(公告)日：2013-09-10
申请号：US11688194
申请日：2007-03-19
申请人： David F. Bocian , Jonathan S. Lindsey , Zhiming Liu , Amir A. Yasseri , Veena Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert S. Loewe
发明人： David F. Bocian , Jonathan S. Lindsey , Zhiming Liu , Amir A. Yasseri , Veena Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert S. Loewe
IPC分类号： C23C16/00
CPC分类号： H01L51/0002 , B82Y10/00 , G11B9/14 , G11B9/149 , G11C13/0014 , G11C13/0016 , H01L51/0008 , H01L51/001 , H01L51/0026 , H01L51/0075 , H01L51/0077 , H01L51/0595 , H01L51/4213 , H01M4/60 , H01M14/005 , Y02E10/549
摘要： This invention provides a new procedure for attaching molecules to semiconductor surfaces, in particular silicon. The molecules, which include, but are not limited to porphyrins and ferrocenes, have been previously shown to be attractive candidates for molecular-based information storage. The new attachment procedure is simple, can be completed in short times, requires minimal amounts of material, is compatible with diverse molecular functional groups, and in some instances affords unprecedented attachment motifs. These features greatly enhance the integration of the molecular materials into the processing steps that are needed to create hybrid molecular/semiconductor information storage devices.
摘要翻译：本发明提供了一种将分子连接到半导体表面，特别是硅的新方法。以前已经显示出包括但不限于卟啉和二茂铁的分子是用于基于分子的信息存储的有吸引力的候选物。新的附件程序简单，可以在短时间内完成，需要最少量的材料，与不同的分子官能团相容，并在某些情况下提供前所未有的附着图案。这些特征大大增强了分子材料与创建混合分子/半导体信息存储设备所需的处理步骤的集成。

2. 发明授权

US07223628B2 High temperature attachment of organic molecules to substrates 失效
标题翻译：将有机分子高温附着于底物
公开(公告)号：US07223628B2
公开(公告)日：2007-05-29
申请号：US10742596
申请日：2003-12-19
申请人： David F. Bocian , Jonathan Lindsey , Zhiming Liu , Amir A. Yasseri , Veen Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert S. Loewe
发明人： David F. Bocian , Jonathan Lindsey , Zhiming Liu , Amir A. Yasseri , Veen Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert S. Loewe
IPC分类号： H01L51/40
CPC分类号： H01L51/0002 , B82Y10/00 , G11B9/14 , G11B9/149 , G11C13/0014 , G11C13/0016 , H01L51/0008 , H01L51/001 , H01L51/0026 , H01L51/0075 , H01L51/0077 , H01L51/0595 , H01L51/4213 , H01M4/60 , H01M14/005 , Y02E10/549
摘要： This invention provides a new procedure for attaching molecules to semiconductor surfaces, in particular silicon. The molecules, which include, but are not limited to porphyrins and ferrocenes, have been previously shown to be attractive candidates for molecular-based information storage. The new attachment procedure is simple, can be completed in short times, requires minimal amounts of material, is compatible with diverse molecular functional groups, and in some instances affords unprecedented attachment motifs. These features greatly enhance the integration of the molecular materials into the processing steps that are needed to create hybrid molecular/semiconductor information storage devices.
摘要翻译：本发明提供了一种将分子连接到半导体表面，特别是硅的新方法。以前已经显示出包括但不限于卟啉和二茂铁的分子是用于基于分子的信息存储的有吸引力的候选物。新的附件程序简单，可以在短时间内完成，需要最少量的材料，与不同的分子官能团相容，并在某些情况下提供前所未有的附着图案。这些特征大大增强了分子材料与创建混合分子/半导体信息存储设备所需的处理步骤的集成。

3. 发明申请

US20070212897A1 HIGH-TEMPERATURE ATTACHMENT OF ORGANIC MOLECULES TO SUBSTRATES 失效
标题翻译：有机分子与基底的高温连接
公开(公告)号：US20070212897A1
公开(公告)日：2007-09-13
申请号：US11688194
申请日：2007-03-19
申请人： David Bocian , Jonathan Lindsey , Zhiming Liu , Amir Yasseri , Veena Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert Loewe
发明人： David Bocian , Jonathan Lindsey , Zhiming Liu , Amir Yasseri , Veena Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert Loewe
IPC分类号： H01L21/469
CPC分类号： H01L51/0002 , B82Y10/00 , G11B9/14 , G11B9/149 , G11C13/0014 , G11C13/0016 , H01L51/0008 , H01L51/001 , H01L51/0026 , H01L51/0075 , H01L51/0077 , H01L51/0595 , H01L51/4213 , H01M4/60 , H01M14/005 , Y02E10/549
摘要： This invention provides a new procedure for attaching molecules to semiconductor surfaces, in particular silicon. The molecules, which include, but are not limited to porphyrins and ferrocenes, have been previously shown to be attractive candidates for molecular-based information storage. The new attachment procedure is simple, can be completed in short times, requires minimal amounts of material, is compatible with diverse molecular functional groups, and in some instances affords unprecedented attachment motifs. These features greatly enhance the integration of the molecular materials into the processing steps that are needed to create hybrid molecular/semiconductor information storage devices.
摘要翻译：本发明提供了一种将分子连接到半导体表面，特别是硅的新方法。以前已经显示出包括但不限于卟啉和二茂铁的分子是用于基于分子的信息存储的有吸引力的候选物。新的附件程序简单，可以在短时间内完成，需要最少量的材料，与不同的分子官能团相容，并在某些情况下提供前所未有的附着图案。这些特征大大增强了分子材料与创建混合分子/半导体信息存储设备所需的处理步骤的集成。

4. 发明申请

US20050048691A1 High temperature attachment of organic molecules to substrates 失效
标题翻译：将有机分子高温附着于底物
公开(公告)号：US20050048691A1
公开(公告)日：2005-03-03
申请号：US10742596
申请日：2003-12-19
申请人： David Bocian , Jonathan Lindsey , Zhiming Liu , Amir Yasseri , Veen Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert Loewe
发明人： David Bocian , Jonathan Lindsey , Zhiming Liu , Amir Yasseri , Veen Misra , Qian Zhao , Qiliang Li , Shyam Surthi , Robert Loewe
IPC分类号： G11C13/02 , H01L21/477 , H01L51/00 , H01L51/30 , H01L51/40 , H01M4/60 , H01M14/00 , H01L21/26
CPC分类号： H01L51/0002 , B82Y10/00 , G11B9/14 , G11B9/149 , G11C13/0014 , G11C13/0016 , H01L51/0008 , H01L51/001 , H01L51/0026 , H01L51/0075 , H01L51/0077 , H01L51/0595 , H01L51/4213 , H01M4/60 , H01M14/005 , Y02E10/549
摘要： This invention provides a new procedure for attaching molecules to semiconductor surfaces, in particular silicon. The molecules, which include, but are not limited to porphyrins and ferrocenes, have been previously shown to be attractive candidates for molecular-based information storage. The new attachment procedure is simple, can be completed in short times, requires minimal amounts of material, is compatible with diverse molecular functional groups, and in some instances affords unprecedented attachment motifs. These features greatly enhance the integration of the molecular materials into the processing steps that are needed to create hybrid molecular/semiconductor information storage devices.
摘要翻译：本发明提供了一种将分子连接到半导体表面，特别是硅的新方法。以前已经显示出包括但不限于卟啉和二茂铁的分子是用于基于分子的信息存储的有吸引力的候选物。新的附件程序简单，可以在短时间内完成，需要最少量的材料，与不同的分子官能团相容，并在某些情况下提供前所未有的附着图案。这些特征大大增强了分子材料与创建混合分子/半导体信息存储设备所需的处理步骤的集成。

5. 发明申请

US20130049074A1 METHODS FOR FORMING CONNECTIONS TO A MEMORY ARRAY AND PERIPHERY 审中-公开
标题翻译：用于形成与存储器阵列和外围设备的连接的方法
公开(公告)号：US20130049074A1
公开(公告)日：2013-02-28
申请号：US13216164
申请日：2011-08-23
申请人： Shyam Surthi , Hung-Ming Tsai
发明人： Shyam Surthi , Hung-Ming Tsai
IPC分类号： H01L23/52 , H01L21/768
CPC分类号： H01L27/1052 , H01L27/10826 , H01L27/10879 , H01L27/10894
摘要： Methods are disclosed for forming connections to a memory array and a periphery of the array. The methods include forming stacks of conductive materials on the array and the periphery and forming a step between the periphery stack and the array stack. The step is removed during subsequent processing, and connections are formed from the conductive materials remaining on the array and the periphery. In some embodiments, the step is removed before any photolithographic processes.
摘要翻译：公开了用于形成到阵列的存储器阵列和外围的连接的方法。所述方法包括在阵列和周边上形成导电材料的叠层并在外围堆叠和阵列堆叠之间形成一个台阶。在随后的处理期间移除该步骤，并且由保留在阵列和周边上的导电材料形成连接。在一些实施例中，在任何光刻工艺之前去除该步骤。

6. 发明申请

US20100112191A1 SYSTEMS AND ASSOCIATED METHODS FOR DEPOSITING MATERIALS 审中-公开
标题翻译：用于沉积材料的系统和相关方法
公开(公告)号：US20100112191A1
公开(公告)日：2010-05-06
申请号：US12262036
申请日：2008-10-30
申请人： Zhe Song , Jeffery B. Hull , Shyam Surthi
发明人： Zhe Song , Jeffery B. Hull , Shyam Surthi
IPC分类号： B05D5/12 , C23C16/54
CPC分类号： C23C16/45534 , C23C16/401 , C23C16/4412 , C23C16/45544 , H01L21/67005
摘要： Several embodiments of systems for depositing materials and associated methods of operation are disclosed herein. In one embodiment, the system includes a reaction chamber having an inlet and an outlet, a gas source coupled to the inlet of the reaction chamber, and a neutralizer source coupled to the outlet of the reaction chamber. The gas source contains a first precursor gas, a second precursor gas, and a purge gas. The neutralizer source contains a neutralizing agent configured to reduce a rate of reaction between the first precursor gas and the second precursor gas.
摘要翻译：本文公开了用于沉积材料和相关操作方法的系统的几个实施例。在一个实施例中，系统包括具有入口和出口的反应室，耦合到反应室的入口的气体源和耦合到反应室的出口的中和剂源。气源包含第一前体气体，第二前体气体和净化气体。中和剂源含有中和剂，其被配置为降低第一前体气体和第二前体气体之间的反应速率。

7. 发明授权

US07557013B2 Methods of forming a plurality of capacitors 有权
标题翻译：形成多个电容器的方法
公开(公告)号：US07557013B2
公开(公告)日：2009-07-07
申请号：US11402018
申请日：2006-04-10
申请人： Vishwanath Bhat , Niraj B. Rana , Shyam Surthi
发明人： Vishwanath Bhat , Niraj B. Rana , Shyam Surthi
IPC分类号： H01L21/20 , H01L21/8242 , H01L21/76
CPC分类号： H01L28/91 , H01L27/10852
摘要： A method of forming a plurality of capacitors includes an insulative material received over a capacitor array area and a circuitry area. The array area comprises a plurality of capacitor electrode openings within the insulative material received over individual capacitor storage node locations. The intervening area comprises a trench. Conductive material is formed within the openings and against a sidewall portion of the trench to less than completely fill the trench. Conductive material received over the trench sidewall portion is covered with a silicon nitride-comprising layer which less than fills remaining trench volume. The insulative material within the array area and the silicon nitride-comprising layer are etched with a liquid etching solution effective to expose outer sidewall portions of the conductive material within the array area and to expose the conductive material within the trench. The conductive material within the array area is incorporated into a plurality of capacitors.
摘要翻译：形成多个电容器的方法包括在电容器阵列区域和电路区域上接收的绝缘材料。阵列区域包括在单独的电容器存储节点位置处接收的绝缘材料内的多个电容器电极开口。中间区域包括沟槽。导电材料形成在开口内并抵靠沟槽的侧壁部分，以小于完全填充沟槽。接收在沟槽侧壁部分上的导电材料覆盖有少于填充剩余沟槽体积的含氮化硅的层。阵列区域内的绝缘材料和含氮化硅的层用液体蚀刻溶液进行蚀刻，该液体蚀刻溶液有效地暴露阵列区域内的导电材料的外侧壁部分，并露出沟槽内的导电材料。阵列区域内的导电材料被并入多个电容器中。

8. 发明申请

US20090042404A1 Semiconductor processing 有权
标题翻译：半导体处理
公开(公告)号：US20090042404A1
公开(公告)日：2009-02-12
申请号：US11891575
申请日：2007-08-10
申请人： Shyam Surthi
发明人： Shyam Surthi
IPC分类号： H01L21/31 , C23C16/00
CPC分类号： C23C16/45546 , C23C16/45578 , C23C16/46 , H01L21/02164 , H01L21/02211 , H01L21/0228 , H01L21/3141 , H01L21/31608
摘要： Embodiments of the present disclosure include semiconductor processing methods and systems. One method includes forming a material layer on a semiconductor substrate by exposing a deposition surface of the substrate to at least a first and a second reactant sequentially introduced into a reaction chamber having an associated process temperature. The method includes removing residual first reactant from the chamber after introduction of the first reactant, removing residual second reactant from the chamber after introduction of the second reactant, and establishing a temperature differential substantially between an edge of the substrate and a center of the substrate via a purge process.
摘要翻译：本公开的实施例包括半导体处理方法和系统。一种方法包括在半导体衬底上形成材料层，方法是将衬底的沉积表面暴露于至少第一和第二反应物，该第一和第二反应物依次导入具有相关工艺温度的反应室中。该方法包括在引入第一反应物之后从室中除去残留的第一反应物，在引入第二反应物之后从室中除去残留的第二反应物，并且基本上在衬底的边缘和衬底的中心之间建立温差清洗过程。

9. 发明申请

US20070238259A1 Methods of forming a plurality of capacitors 有权
标题翻译：形成多个电容器的方法
公开(公告)号：US20070238259A1
公开(公告)日：2007-10-11
申请号：US11402018
申请日：2006-04-10
申请人： Vishwanath Bhat , Niraj Rana , Shyam Surthi
发明人： Vishwanath Bhat , Niraj Rana , Shyam Surthi
IPC分类号： H01L21/20
CPC分类号： H01L28/91 , H01L27/10852
摘要： A method of forming a plurality of capacitors includes an insulative material received over a capacitor array area and a circuitry area. The array area comprises a plurality of capacitor electrode openings within the insulative material received over individual capacitor storage node locations. The intervening area comprises a trench. Conductive material is formed within the openings and against a sidewall portion of the trench to less than completely fill the trench. Conductive material received over the trench sidewall portion is covered with a silicon nitride-comprising layer which less than fills remaining trench volume. The insulative material within the array area and the silicon nitride-comprising layer are etched with a liquid etching solution effective to expose outer sidewall portions of the conductive material within the array area and to expose the conductive material within the trench. The conductive material within the array area is incorporated into a plurality of capacitors.
摘要翻译：形成多个电容器的方法包括在电容器阵列区域和电路区域上接收的绝缘材料。阵列区域包括在单独的电容器存储节点位置处接收的绝缘材料内的多个电容器电极开口。中间区域包括沟槽。导电材料形成在开口内并抵靠沟槽的侧壁部分，以小于完全填充沟槽。接收在沟槽侧壁部分上的导电材料覆盖有少于填充剩余沟槽体积的含氮化硅的层。阵列区域内的绝缘材料和含氮化硅的层用液体蚀刻溶液进行蚀刻，该液体蚀刻溶液有效地暴露阵列区域内的导电材料的外侧壁部分，并露出沟槽内的导电材料。阵列区域内的导电材料被并入多个电容器中。

10. 发明授权

US08901631B2 Vertical transistor in semiconductor device and method for fabricating the same 有权
标题翻译：半导体器件中的垂直晶体管及其制造方法
公开(公告)号：US08901631B2
公开(公告)日：2014-12-02
申请号：US13792231
申请日：2013-03-11
申请人： Sheng-Wei Yang , Ying-Cheng Chuang , Shyam Surthi
发明人： Sheng-Wei Yang , Ying-Cheng Chuang , Shyam Surthi
IPC分类号： H01L29/94 , H01L29/06 , H01L21/765
CPC分类号： H01L21/765 , H01L21/265 , H01L21/32055 , H01L21/324 , H01L21/76897 , H01L21/823481 , H01L27/088 , H01L27/1052 , H01L27/10876 , H01L29/0607 , H01L29/407 , H01L29/66666 , H01L29/78 , H01L29/7827
摘要： Provided is a method for fabricating a semiconductor device, including the following steps. A substrate having a plurality of pillars is provided, wherein a plurality of trenches are formed around each pillar. A doped region is formed in the substrate and below each pillar. The doped region below each trench is removed to form an opening such that the doped regions below the adjacent pillars are separated from each other. A shielding layer is formed in each opening.
摘要翻译：提供一种制造半导体器件的方法，包括以下步骤。提供具有多个支柱的基板，其中围绕每个支柱形成多个沟槽。在衬底中并在每个柱下方形成掺杂区域。去除每个沟槽下方的掺杂区域以形成开口，使得相邻支柱之下的掺杂区域彼此分离。在每个开口中形成屏蔽层。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式