会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • POINT-CONTACT SOLAR CELL STRUCTURE
    • 点接触太阳能电池结构
    • US20130087191A1
    • 2013-04-11
    • US13341526
    • 2011-12-30
    • Seow-Wei TANYen-Yu ChenWei-Shuo HoYu-Hung HuangChee-Wee Liu
    • Seow-Wei TANYen-Yu ChenWei-Shuo HoYu-Hung HuangChee-Wee Liu
    • H01L31/0224H01L31/0216
    • H01L31/022425H01L31/1804Y02E10/547Y02P70/521
    • A point-contact solar cell structure includes a semiconductor substrate, a front electrode, a first passivation layer, a second passivation layer, and a rear electrode. The semiconductor substrate includes an upper surface, a lower surface, and an emitter layer, a base layer, and a plurality of locally doped regions located between the upper surface and the lower surface. The plurality of locally doped regions is located on the lower surface at intervals. The second passivation layer is located on the lower surface, and has a plurality of openings disposed respectively corresponding to the locally doped regions. The rear electrode is located on one side of the second passivation layer opposite to the semiconductor substrate, and passes through the second passivation layer via the openings to contact the locally doped regions. The width of at least one opening corresponding to the front electrode is greater than that of the remaining openings.
    • 点接触太阳能电池结构包括半导体衬底,前电极,第一钝化层,第二钝化层和后电极。 半导体衬底包括位于上表面和下表面之间的上表面,下表面和发射极层,基底层和多个局部掺杂区域。 多个局部掺杂区域间隔地位于下表面上。 第二钝化层位于下表面,并且具有分别对应于局部掺杂区域设置的多个开口。 后电极位于与半导体衬底相对的第二钝化层的一侧上,并且经由开口穿过第二钝化层以接触局部掺杂区域。 对应于前电极的至少一个开口的宽度大于其余开口的宽度。
    • 7. 发明授权
    • Method for fabricating semiconductor device
    • 制造半导体器件的方法
    • US07371628B2
    • 2008-05-13
    • US11228340
    • 2005-09-19
    • Cha-Hsin LinZing-Way PeiChee-Wee Liu
    • Cha-Hsin LinZing-Way PeiChee-Wee Liu
    • H01L21/336
    • H01L21/823828H01L21/823807
    • A method for fabricating a semiconductor device is provided. The method mainly involves steps of forming at least one first patterned high stress layer below a silicon substrate, then forming a semiconductor device onto the substrate, and forming at least one second patterned high stress layer on the semiconductor device. According to the method, the characteristics of the PMOS and the NMOS transistors formed on the same wafer may be improved simultaneously, by utilizing the stress of the patterned layers of high stress material. Further, the mobility of the carriers is enhanced, so that the output characteristic of the transistors can be improved.
    • 提供一种制造半导体器件的方法。 该方法主要包括以下步骤:在硅衬底下方形成至少一个第一图案化的高应力层,然后在衬底上形成半导体器件,并在半导体器件上形成至少一个第二图案化的高应力层。 根据该方法,通过利用高应力材料的图案化层的应力,可以同时改善形成在同一晶片上的PMOS和NMOS晶体管的特性。 此外,载流子的迁移率增强,从而可以提高晶体管的输出特性。