专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US08278684B1 Voltage protection device 有权
标题翻译：电压保护装置
公开(公告)号：US08278684B1
公开(公告)日：2012-10-02
申请号：US11954514
申请日：2007-12-12
申请人： Andrew J. Walker , Helmut Puchner
发明人： Andrew J. Walker , Helmut Puchner
IPC分类号： H01L29/66
CPC分类号： H01L29/7436 , H01L27/0262 , H01L29/0603
摘要： A voltage protection device and method is provided to prevent accidental triggering of an silicon-controlled rectifier (SCR) unless the electrostatic discharge (ESD) is at a predefined threshold above the normal power supply operating voltage or below the ground supply operating voltage. The holding voltage upon the SCR is maintained above the threshold voltage to prevent accidental triggering. The present SCR avoids use of an additional field effect transistor (FET), and avoids relying upon the breakdown of the drain terminal of the FET, but instead programs the amount of holding voltage needed above the power supply voltage using mask-programmability, fuses, or other means for maintaining the holding voltage to a desired range above the power supply voltage. The programmed holding voltage is implemented using a barrier region between the PNP and the NPN of the PNPN junctions of the SCR. In addition to or as an alternative to the barrier region, hole sink junctions can be implemented close to the anode to reduce the substrate resistance in the vicinity of the anode and, therefore, extract holes from their normal target destination.
摘要翻译：提供了一种电压保护装置和方法，以防止硅可控整流器（SCR）的意外触发，除非静电放电（ESD）处于高于正常电源工作电压或低于接地电源工作电压的预定阈值。 SCR上的保持电压保持在阈值电压以上，以防止意外触发。当前的SCR避免使用附加的场效应晶体管（FET），并且避免依赖于FET的漏极端子的击穿，而是使用掩模可编程性，保险丝来编程所需的高于电源电压的保持电压量，或用于将保持电压维持在高于电源电压的期望范围的其它装置。编程的保持电压使用PNP与SCR的PNPN结的NPN之间的屏障区域来实现。除了作为屏障区域的替代方案之外，可以在阳极附近实现空穴接合点，以降低阳极附近的衬底电阻，并因此从其正常目标目的地提取孔。

2. 发明授权

US07659558B1 Silicon controlled rectifier electrostatic discharge clamp for a high voltage laterally diffused MOS transistor 失效
标题翻译：用于高压横向扩散MOS晶体管的可控硅整流器静电放电钳
公开(公告)号：US07659558B1
公开(公告)日：2010-02-09
申请号：US11233959
申请日：2005-09-23
申请人： Andrew J. Walker , Helmut Puchner
发明人： Andrew J. Walker , Helmut Puchner
IPC分类号： H01L21/84
CPC分类号： H01L27/0262 , H01L29/742 , H01L29/7436 , H01L29/87
摘要： Devices for protecting drain extended metal oxide semiconductor (DEMOS) output transistors from damage caused by electrostatic discharge (ESD) events are provided. In general, the devices include a silicon controlled rectifier (SCR) and a DEMOS transistor configured to breakdown at a lower voltage than a breakdown voltage of the output driver transistor it is configured to protect. The devices further include a pair of ohmic regions configured to trigger the SCR upon breakdown of the drain contact region of the DEMOS transistor and a collection region configured to collect charge generated by the SCR. The transistor, the pair of ohmic regions, and the SCR are respectively configured and arranged to independently set the breakdown voltage of the drain contact region, the trigger voltage of the SCR, and the holding voltage of the SCR. One of the ohmic regions may be coupled to the drain contact region of the transistor.
摘要翻译：提供了用于保护漏极延伸金属氧化物半导体（DEMOS）输出晶体管免受静电放电（ESD）事件引起的损坏的器件。通常，这些器件包括可控硅整流器（SCR）和配置为以比被配置为保护的输出驱动晶体管的击穿电压更低的电压来击穿的DEMOS晶体管。器件还包括一对欧姆区域，其配置成在DEMOS晶体管的漏极接触区域击穿时触发SCR，以及被配置为收集由SCR产生的电荷的收集区域。晶体管，一对欧姆区域和SCR分别被配置和设置为独立地设置漏极接触区域的击穿电压，SCR的触发电压和SCR的保持电压。一个欧姆区域可以耦合到晶体管的漏极接触区域。

3. 发明授权

US07838937B1 Circuits providing ESD protection to high voltage laterally diffused metal oxide semiconductor (LDMOS) transistors 有权
标题翻译：向高压侧向扩散金属氧化物半导体（LDMOS）晶体管提供ESD保护的电路
公开(公告)号：US07838937B1
公开(公告)日：2010-11-23
申请号：US11234255
申请日：2005-09-23
申请人： Andrew J. Walker , Helmut Puchner , Harold M. Kutz , James H. Shutt
发明人： Andrew J. Walker , Helmut Puchner , Harold M. Kutz , James H. Shutt
IPC分类号： H01L23/62
CPC分类号： H01L27/0266 , H01L27/0262 , H01L29/87
摘要： Circuits including a laterally diffused output driver transistor and a distinct device configured to provide electrostatic discharge (ESD) protection for the laterally diffused output driver transistor are presented. In general, the device configured to provide ESD protection includes a drain extended metal oxide semiconductor transistor (DEMOS) transistor configured to breakdown at a lower voltage than a breakdown voltage of the laterally diffused output driver transistor. The laterally diffused output driver transistor may be a pull-down or a pull-up output driver transistor. The device also includes a silicon controlled rectifier (SCR) configured to inject charge within a semiconductor layer of the circuit upon breakdown of the DEMOS transistor. Moreover, the device includes a region configured to collect the charge injected from the SCR and further includes an ohmic contact region configured to at least partially affect the holding voltage of the SCR.
摘要翻译：提供了包括横向扩散的输出驱动晶体管和被配置为为横向扩散输出驱动晶体管提供静电放电（ESD））保护的不同器件的电路。通常，被配置为提供ESD保护的器件包括漏极延伸的金属氧化物半导体晶体管（DEMOS）晶体管，被配置为在比横向扩散的输出驱动晶体管的击穿电压低的电压下击穿。横向扩散的输出驱动晶体管可以是下拉或上拉输出驱动晶体管。该器件还包括被配置为在DEMOS晶体管击穿时在电路的半导体层内注入电荷的可控硅整流器（SCR）。此外，该器件包括被配置为收集从SCR注入的电荷的区域，并且还包括被配置为至少部分地影响SCR的保持电压的欧姆接触区域。

4. 发明申请

US20140006730A1 MEMORY CONTROLLER DEVICES, SYSTEMS AND METHODS FOR HIGH RELIABILITY MEMORY DEVICES 有权
标题翻译：用于高可靠性存储器件的存储器控制器器件，系统和方法
公开(公告)号：US20140006730A1
公开(公告)日：2014-01-02
申请号：US13537877
申请日：2012-06-29
申请人： Suhail Zain , Helmut Puchner , Walt Anderson , Karthik Navalpakam
发明人： Suhail Zain , Helmut Puchner , Walt Anderson , Karthik Navalpakam
IPC分类号： G06F12/00
CPC分类号： G06F13/16 , G06F12/00 , G06F13/1668 , G06F13/1673 , G06F13/1694
摘要： A device can include a controller interface having at least one controller data output configured to output read data, and at least one controller data input configured to receive write data; and a memory device interface having a write data output configured to transmit the write data on rising and falling edges of a periodic signal, and a read data input configured to receive the read data at a same transmission rate as the write data.
摘要翻译：设备可以包括控制器接口，其具有被配置为输出读取数据的至少一个控制器数据输出，以及被配置为接收写入数据的至少一个控制器数据输入; 以及存储器件接口，其具有被配置为在周期信号的上升沿和下降沿发送写入数据的写入数据输出，以及被配置为以与写入数据相同的传输速率接收读取的数据的读取数据输入。

5. 发明申请

US20050215024A1 Methods for forming super-steep diffusion region profiles in MOS devices and resulting semiconductor topographies 有权
标题翻译：在MOS器件中形成超陡扩散区域剖面的方法和所得半导体拓扑图
公开(公告)号：US20050215024A1
公开(公告)日：2005-09-29
申请号：US11069501
申请日：2005-03-01
申请人： Jeong-Yeop Nahm , Helmut Puchner , Oliver Pohland , Yangzhong Xu
发明人： Jeong-Yeop Nahm , Helmut Puchner , Oliver Pohland , Yangzhong Xu
IPC分类号： H01L21/336 , H01L21/76 , H01L21/8238 , H01L29/10 , H01L29/739 , H01L29/78
CPC分类号： H01L29/1045 , H01L21/823814 , H01L29/1083 , H01L29/66492 , H01L29/66628 , H01L29/66636 , H01L29/7834
摘要： Methods for fabricating diffusion regions having steep concentration profiles within MOS devices while minimizing junction capacitance degradation are provided. In particular, methods are provided which include patterning a gate structure upon a semiconductor substrate and subsequently etching a recess in exposed portions of the substrate. In some cases, the method includes forming a first dopant region within the exposed portions prior to etching the recess. The method may additionally or alternatively include implanting a second set of dopants into portions of the semiconductor substrate bordering the recess. In either case, the method includes growing an epitaxial layer within the recess and implanting a third set of dopants into the semiconductor topography to form a second dopant region extending to a depth at least within the epitaxial layer. A resulting semiconductor topography includes a source/drain region comprising an upper portion consisting essentially of first dopants of a first conductivity type.
摘要翻译：提供了在MOS器件内制造具有陡峭浓度分布的扩散区，同时最小化结电容劣化的方法。特别地，提供了包括在半导体衬底上图案化栅极结构并随后蚀刻衬底的暴露部分中的凹部的方法。在一些情况下，该方法包括在蚀刻凹槽之前在暴露部分内形成第一掺杂区域。该方法可以附加地或替代地包括将第二组掺杂剂注入到与凹部接合的半导体衬底的部分中。在任一情况下，该方法包括在凹槽内生长外延层并将第三组掺杂剂注入到半导体形貌中以形成延伸至至少在外延层内的深度的第二掺杂区。得到的半导体形貌包括源/漏区，其包括基本上由第一导电类型的第一掺杂剂组成的上部。

6. 发明授权

US06831348B2 Integrated circuit isolation system 失效
公开(公告)号：US06831348B2
公开(公告)日：2004-12-14
申请号：US10383031
申请日：2003-03-06
申请人： Helmut Puchner , Sheldon Aronowitz
发明人： Helmut Puchner , Sheldon Aronowitz
IPC分类号： H01L2900
CPC分类号： H01L21/7621
摘要： A method of forming a narrow isolation structure in a semiconducting substrate. The isolation structure is a trench that has a bottom and sidewalls, and that is to be filled with an isolating material. The isolating material has desired electrical properties and desired chemical properties, and is substantially reactively grown from the semiconducting substrate. A precursor material layer is formed on the bottom of the trench and on the sidewalls of the trench. The precursor material layer has electrical properties and chemical properties that are substantially similar to the desired electrical properties and the desired chemical properties of the isolating material. A substantial portion of the precursor material layer is removed from the bottom of the trench to expose the semiconducting substrate at the bottom of the trench, while leaving a substantial portion of the precursor material layer on the sidewalls of the trench. The isolating material is reactively grown in the trench, where the isolating material preferentially grows from the exposed semiconducting substrate at the bottom of the trench at a first rate. The precursor material layer at least partially inhibits formation of the isolating material from the semiconducting substrate at the sidewalls of the trench. The isolating material forms from the sidewalls of the trench at a second rate, where the first rate is substantially higher than the second rate. Thus, by forming a precursor layer that inhibits formation of the isolation material at the sidewalls of the trench, the isolation material preferentially grows from the bottom of the trench rather than expanding sideways from the sidewalls of the trench, which tends to widen the isolation structure. Because the precursor layer has properties that are substantially similar to those that are desired in the isolation material, the precursor layer remains at the sidewalls of the trench near the edge of the isolation structure. Therefore, the isolation structure functions as desired, but is narrower than it otherwise would be, if the precursor layer had not been formed.

7. 发明授权

US06342429B1 Method of fabricating an indium field implant for punchthrough protection in semiconductor devices 有权
标题翻译：制造用于半导体器件中穿透保护的铟场植入物的方法
公开(公告)号：US06342429B1
公开(公告)日：2002-01-29
申请号：US09469579
申请日：1999-12-22
申请人： Helmut Puchner , Shih-Fen Huang
发明人： Helmut Puchner , Shih-Fen Huang
IPC分类号： H01L2176
CPC分类号： H01L21/8238 , H01L21/76237
摘要： Provided is a technique for forming an indium field implant at the bottom of an STI trench to strengthen the p-well under field oxide, but to not weaken the n-well under the field oxide. The diffusivity of indium is an order of magnitude smaller than that of boron and the activation level of indium is high enough for well dopings. Thus, the implanted indium is able to keep the concentration of p-dopant at the p-n well junction under the field isolation and the oxide/silicon interface high, even with boron depletion, so that punchthrough is avoided.
摘要翻译：提供了一种用于在STI沟槽底部形成铟场注入的技术，以加强场氧化物下的p阱，但不会削弱场氧化物下的n阱。铟的扩散系数比硼的扩散系数小一个数量级，铟的激活电位足够高以使阱掺杂。因此，即使在硼耗尽的情况下，注入的铟能够在场隔离下保持p-n阱结的p型掺杂浓度，并且氧化物/硅界面也能保持高浓度，从而避免穿透。

8. 发明授权

US6144076A Well formation For CMOS devices integrated circuit structures 有权
标题翻译：形成CMOS器件集成电路结构
公开(公告)号：US6144076A
公开(公告)日：2000-11-07
申请号：US207395
申请日：1998-12-08
申请人： Helmut Puchner , Shih-Fen Huang , Ruggero Castagnetti
发明人： Helmut Puchner , Shih-Fen Huang , Ruggero Castagnetti
IPC分类号： H01L21/762 , H01L21/8238 , H01L27/092 , H01L29/76
CPC分类号： H01L21/823892 , H01L21/76237 , H01L27/0921
摘要： A multiple well formation is provided in a CMOS region of a semiconductor substrate to provide enhanced latchup protection for one or more CMOS transistors formed in the wells. The structure comprises an N well extending from the substrate surface down into the substrate, a buried P well formed in the substrate beneath the N well, a second P well extending from the substrate surface down into the substrate, and an isolation region formed in the substrate between the N well and the second P well. The buried P well may extend beneath both the N well and the second P well in the substrate. In a preferred embodiment of the invention, the N well and the second P well are each implanted in the substrate at an energy level sufficient to provide a dopant concentration peak in the substrate below the depth of the isolation region to provide punch through protection and to provide a channel stop beneath the isolation region by proving a P-N junction between the N well and P well beneath the isolation region. The dopant concentration level peak of the dopants forming the buried P well in the substrate will be located below the dopant concentration level peak of the N well a minimum distance sufficient to inhibit reduction of the effective depth of the N well, and a maximum distance not exceeding the maximum distance which will still provide enhanced latchup protection to one or more transistors formed in the CMOS region.
摘要翻译：在半导体衬底的CMOS区域中提供多阱形成，以为形成在阱中的一个或多个CMOS晶体管提供增强的闭锁保护。该结构包括从衬底表面向下延伸到衬底中的N阱，在N阱下方的衬底中形成的掩埋P阱，从衬底表面向下延伸到衬底中的第二P阱以及形成在衬底中的隔离区 N阱和第二P阱之间的衬底。掩埋的P阱可以在衬底中的N阱和第二P阱的下方延伸。在本发明的一个优选实施方案中，N阱和第二P阱各自以足以在衬底中的掺杂剂浓度峰值（在低于隔离区域的深度）提供掺杂剂浓度峰值的能级注入到衬底中，以提供穿通保护，并且通过在隔离区之下的N阱和P阱之间提供PN结，在隔离区之下提供通道停止。在衬底中形成掩埋P阱的掺杂剂的掺杂剂浓度水平峰值将位于N阱的掺杂剂浓度水平峰值以下，其最小距离足以抑制N阱的有效深度的减小，并且最大距离不超过仍将为在CMOS区域中形成的一个或多个晶体管提供增强的闭锁保护的最大距离。

9. 发明授权

US08841727B1 Circuit with electrostatic discharge protection 有权
标题翻译：电路具有静电放电保护
公开(公告)号：US08841727B1
公开(公告)日：2014-09-23
申请号：US13620161
申请日：2012-09-14
申请人： Andrew Walker , Helmut Puchner , Sai Dhanraj , Kevin Jang
发明人： Andrew Walker , Helmut Puchner , Sai Dhanraj , Kevin Jang
IPC分类号： H01L23/62
CPC分类号： H01L29/7436 , H01L29/0649 , H01L29/0657 , H01L29/0847 , H01L29/0886 , H01L29/1016 , H01L29/41758 , H01L29/42308 , H01L29/42368 , H01L29/7816 , H01L29/7835
摘要： A circuit with electrostatic discharge protection is described. In one case, the circuit includes trigger device configured to protect a component connected to a node of the circuit during an electrostatic discharge event, the trigger device includes an isolation structure interposed between a gate oxide layer and an extended drain region. A portion of the extended drain region proximate the isolation structure is substantially metal-free.
摘要翻译：描述了具有静电放电保护的电路。在一种情况下，电路包括被配置为在静电放电事件期间保护连接到电路节点的部件的触发装置，触发装置包括插入在栅氧化层和延伸漏极区之间的隔离结构。靠近隔离结构的延伸漏极区域的一部分基本上是无金属的。

10. 发明授权

US08129788B1 Capacitor triggered silicon controlled rectifier 有权
标题翻译：电容器触发可控硅整流器
公开(公告)号：US08129788B1
公开(公告)日：2012-03-06
申请号：US11656072
申请日：2007-01-22
申请人： Andrew Walker , Helmut Puchner
发明人： Andrew Walker , Helmut Puchner
IPC分类号： H01L23/62
CPC分类号： H01L27/0262
摘要： A protection circuit and method are provided for protecting semiconductor devices from electrostatic discharge (ESD). Generally, the ESD protection circuit includes a silicon controlled rectifier (SCR) formed in a substrate and configured to transfer charge from a protected node to a negative power supply, VSS, during an ESD event, and a trigger device to activate transfer of charge by the SCR when a voltage on the protected node reaches a predetermined trigger voltage. The trigger device includes a gated-diode and MOS capacitor formed in a well formed in the substrate, the trigger device configured to inject electrons into the well during charging of the MOS capacitor, forward biasing a node of the SCR, hence allowing fast triggering of the SCR device. The trigger voltage can be set independent of a holding voltage by adjusting the length of the well and area of the capacitor. Other embodiments are also disclosed.
摘要翻译：提供保护电路和方法来保护半导体器件免受静电放电（ESD）的影响。通常，ESD保护电路包括形成在衬底中并被配置为在ESD事件期间将电荷从受保护节点传递到负电源VSS的触发装置，以及用于激活电荷转移的触发装置当受保护节点上的电压达到预定触发电压时的SCR。触发装置包括形成在衬底中的阱中形成的栅极二极管和MOS电容器，触发装置被配置为在MOS电容器充电期间向阱中注入电子，向SCR偏置节点，从而允许快速触发 SCR设备。触发电压可以通过调整阱的长度和电容器的面积而与保持电压无关。还公开了其他实施例。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式