会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • GENERATING AND ROUTING A SUB-HARMONIC OF A LOCAL OSCILLATOR SIGNAL
    • 产生和路由本地振荡器信号的次谐波
    • WO2013138713A3
    • 2013-11-21
    • PCT/US2013032039
    • 2013-03-15
    • QUALCOMM INC
    • TAGHIVAND MAZHAREDDIN
    • H03B19/00H03B19/14
    • H03L7/20H03B19/14
    • A particular apparatus for generating a local oscillator (LO) signal includes a phase-locked loop (PLL) configured to output a signal having a frequency that is a sub-harmonic of a LO frequency. The apparatus also includes a mixer block having a frequency upconverter configured to upconvert the signal to generate a LO signal having the LO frequency. For example, the PLL may be integrated into a multiple-input multiple-output (MIMO) device and may generate the sub-harmonic signal. The sub-harmonic signal may be routed to each of a plurality of mixer blocks of the MIMO device. Each of the mixer blocks may upconvert the sub-harmonic signal to generate the LO signal.
    • 用于产生本地振荡器(LO)信号的特定装置包括被配置为输出具有作为LO频率的次谐波的频率的信号的锁相环(PLL)。 该装置还包括具有上变频器的混频器模块,该频率上变频器被配置为上变频信号以产生具有LO频率的LO信号。 例如,PLL可以集成到多输入多输出(MIMO)设备中并且可以产生次谐波信号。 子谐波信号可以被路由到MIMO设备的多个混合器块中的每一个。 每个混频器块可以上变频副谐波信号以产生LO信号。
    • 5. 发明申请
    • DIGITAL FREQUENCY SYNTHESIZER
    • 数字频率合成器
    • WO2006119171A3
    • 2007-05-03
    • PCT/US2006016596
    • 2006-05-01
    • MULTIGIG INCZIESLER CONRAD HAVLUJ
    • ZIESLER CONRAD HAVLUJ
    • H04L7/00H03B19/00H03K21/00H03K25/00H03L7/00H03L7/06H04L7/02H04L7/04
    • H03L7/16
    • A system and method for synthesizing a frequency using a multi-phase oscillator. A state machine operating on one of the phases of the oscillator computes, based on a pair of input integers, a phase select vector that indicates when a particular phase of the multi-phase oscillator should be selected when a transition of the waveform of the output frequency is needed. The phase select vector is then re-timed to form a retimed phase vector so that each phase select signal is in phase with signal it is designed to select. The signals in the retimed phase vector then can be combined to create the output frequency directly or can be used to select the corresponding phase of the multi-phase oscillator, if more accuracy is desired. In one embodiment, the multi-phase oscillator is a rotary traveling wave oscillator which provides highly accurate multiple phases.
    • 一种使用多相振荡器合成频率的系统和方法。 在振荡器的一个相位上工作的状态机基于一对输入整数来计算相位选择矢量,该相位选择矢量指示当输出的波形的转变时应该选择多相振荡器的特定相位 需要频率 然后相位选择矢量被重新定时以形成重新定时的相位矢量,使得每个相位选择信号与被设计为选择的信号同相。 如果需要更多的精度,则重新定时相位矢量中的信号然后可以被组合以直接产生输出频率,或者可以用于选择多相振荡器的相应相位。 在一个实施例中,多相振荡器是提供高精度多相的旋转行波振荡器。
    • 8. 发明申请
    • DELAY LINE BASED MULTIPLE FREQUENCY GENERATOR CIRCUITS FOR CDMA PROCESSING
    • 用于CDMA处理的基于延迟线的多个频率发生器电路
    • WO2004105229A1
    • 2004-12-02
    • PCT/US2004/015469
    • 2004-05-18
    • MOTOROLA, INC., a corporation of the State of DelawareTOMERLIN, AndrewSTENGEL, Robert, E.
    • TOMERLIN, AndrewSTENGEL, Robert, E.
    • H03B19/00
    • H03L7/087H03K3/84H03K5/00006H03K5/1504H03L7/0812H04B1/707H04B2201/70707
    • A frequency extension circuit, consistent with certain embodiments of the present invention has a first delay line (108) having a plurality of taps. The delay line receives a reference clock at an input with a clock rate of FREF. A second delay line (104, 150) also receives the reference clock at an input. A logic circuit (130, 134, …, 138, 140) combines signals from the delay line taps of the first delay line (108) with signals from the delay line taps of the second and/or first delay line (104, 150, 108) to produce a collection of clock pulses having a combined clock rate of FREF*2N. At least one of the delay lines can be locked to the reference clock using a delay locked loop. The clock pulses can be logically combined with a seed register (204) contents to produce a recursive sequence or with data for convolutional encoding, or with pilot data for correlation in a CDMA transceiver.
    • 与本发明的某些实施例一致的频率扩展电路具有具有多个抽头的第一延迟线(108)。 延迟线在时钟速率为FREF的输入处接收参考时钟。 第二延迟线(104,150)还在输入处接收参考时钟。 逻辑电路(130,134,...,138,140)组合来自第一延迟线(108)的延迟线抽头的信号与来自第二和/或第一延迟线(104)的延迟线抽头的信号, 以产生具有FREF * 2N的组合时钟速率的时钟脉冲的集合。 使用延迟锁定环路,至少一个延迟线可以锁定到参考时钟。 时钟脉冲可以与种子寄存器(204)内容逻辑地组合以产生递归序列或用于卷积编码的数据,或者与用于CDMA收发器中的相关的导频数据相结合。
    • 9. 发明申请
    • FREQUENCY DOUBLING OF A QUADRATURE-AMPLITUDE MODULATED SIGNAL USING A FREQUENCY MULTIPLIER
    • 使用频率乘法器的四倍频调制信号的频率双重
    • WO98045936A1
    • 1998-10-15
    • PCT/US1998/006743
    • 1998-04-07
    • H03B19/00H03C1/02H03C3/06H03D7/00H04L27/36H03L7/00
    • H04L27/367H03B19/00H03C1/02H03C3/06H03D7/00
    • A method and system of frequency for multiplying a signal (data in) having amplitude modulated by an amplitude modulator (10) using a frequency multiplier (13) operated at a bias voltage that is less than its saturation mode voltage. Prior to amplification, the amplitude modulated signal is pre-distorted by a pre-distorting stage (14, 15) to compensate for distortion caused by the frequency multiplier (13). The pre-distorting stage comprises a first pre-distortion phase (14) for converting the amplitude modulated signal into a corresponding square root signal to compensate for a first distortion type and a second pre-distortion phase (15) for pre-distorting the square root signal to compensate for the distortion caused by biasing the frequency multiplier (13) at a voltage less than the saturation voltage of the multiplier. As a result, a signal that is amplitude-modulated can be multiplied by a frequency multiplier (13).
    • 一种频率的方法和系统,用于使用在小于其饱和模式电压的偏置电压下工作的倍频器(13)对由幅度调制器(10)调制的幅度的信号(数据输入)进行乘法。 在放大之前,幅度调制信号由预失真级(14,15)预失真,以补偿由倍频器引起的失真(13)。 预失真级包括用于将幅度调制信号转换成相应的平方根信号以补偿第一失真类型的第一预失真相位(14)和用于对所述正方形进行预失真的第二预失真相位(15) 根信号,以补偿由倍增器(13)偏置在小于乘法器的饱和电压的电压引起的失真。 结果,被调幅的信号可以乘以倍频器(13)。
    • 10. 发明申请
    • FREQUENCY MULTIPLIER
    • 频率乘法器
    • WO1997040576A1
    • 1997-10-30
    • PCT/US1997006367
    • 1997-04-16
    • CREDENCE SYSTEMS CORPORATION
    • CREDENCE SYSTEMS CORPORATIONMILLER, Charles, A.
    • H03B19/00
    • H03L7/0812H03B19/00H03B2200/009H03K5/00006H03L7/16
    • A frequency multiplier includes a set of substantially identical inverters (G1-G8) connected in series for successively delaying an input periodic reference signal (T0) to produce a set of inverter output signals. A phase controller (14, 18) adjusts the delay provided by each inverter so that the output signal of a last inverter (T8) of the series is phase-locked to a reference signal supplied as input to the first inverter of the series. Thus, the inverter outputs are evenly distributed in phase with pulse edges evenly dividing the period of the reference signal. A set of XOR gates (X1-X3) logically combine selected inverter output signals to produce periodic output signals of frequencies which are even multiples of the reference signal.
    • 倍频器包括一组基本相同的反相器(G1-G8),其串联连接以连续延迟输入周期性参考信号(T0)以产生一组反相器输出信号。 相位控制器(14,18)调整每个逆变器提供的延迟,使得串联的最后一个反相器(T8)的输出信号被锁相到作为串联的第一反相器的输入提供的参考信号。 因此,逆变器输出均匀分布在均匀分布参考信号周期的脉冲边沿。 一组XOR门(X1-X3)逻辑组合所选的反相器输出信号,以产生频率的周期性输出信号,其频率是参考信号的偶数倍。