会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明申请
    • DIRECT CONVERSION DELTA-SIGMA TRANSMITTER
    • 直接转换DELTA-SIGMA发射机
    • WO2006057649A2
    • 2006-06-01
    • PCT/US2005/000751
    • 2005-01-10
    • TECHNOCONCEPTS, INC.
    • HICKLING, Ronald, M.
    • H04B14/06H04L27/20
    • H03C3/40H03M3/40H03M3/50H04B1/69H04B14/062
    • A flexible and programmable circuit for generating a radio frequency signal for transmission includes two delta-sigma modulators (62,64), a quadrature clock generator (70) for generating two clock signals (71, 73) having a 90 degree phase difference, two commutators (66, 68) for multiplying the two modulator outputs by +1 and -1 on alternating half cycles of the two quadrature clock signals respectively, a summer (80) for summing the two commutated outputs, and a filter (82) for removing unwanted frequency components before transmission. The circuit directly generates a radio frequency signal without the need for additional frequency translation after the commutation stage.
    • 用于产生用于传输的射频信号的灵活且可编程的电路包括两个Δ-Σ调制器(62,64),用于产生具有90度相位差的两个时钟信号(71,73)的正交时钟发生器(70) 用于在两个正交时钟信号的交替半周期上将两个调制器输出乘以+1和-1的换向器(66,68),用于对两个换向输出求和的加法器(80)和用于去除 传输前不需要的频率分量。 电路直接产生射频信号,而不需要在换向级之后进行额外的频率转换。
    • 5. 发明申请
    • 受信装置、それを用いた通信システム、およびサンプリングレート変換手段
    • 接收装置,使用该通信装置的通信系统和采样速率转换装置
    • WO2003069783A1
    • 2003-08-21
    • PCT/JP2002/013731
    • 2002-12-26
    • シャープ株式会社高橋 雅史市川 雄二
    • 高橋 雅史市川 雄二
    • H03M3/02
    • H04B14/062
    • In a transmitting/receiving apparatus (6) of a transmitting side, a signal from an input terminal (Ti) is inputted to a delta sigma modulator circuit (42), delta-sigma modulated thereby, thereafter packet-divided by a transmitter (12), and then transmitted, as digital signals (S3), to a network (2). On the other hand, the transmitting/receiving apparatus (6) serving as a receiving side includes a clock signal producing circuit (22) that is independent of the network (2). The sampling rate of a data sequence (S21) from a receiver (21) is converted, by a sampling rate converter (23), to a period designated by the clock signal producing circuit (22), and thereafter amplified and demodulated by a digital switching amplifier having the delta sigma modulator circuit (42).
    • 在发送侧的发送/接收装置(6)中,来自输入端(Ti)的信号被输入到ΔΣ调制器电路(42),由此调制Δ-Σ,之后由发送器(12)分组 ),然后作为数字信号(S3)发送到网络(2)。 另一方面,作为接收侧的发送/接收装置(6)包括独立于网络(2)的时钟信号产生电路(22)。 来自接收器(21)的数据序列(S21)的采样率由采样率转换器(23)转换为由时钟信号产生电路(22)指定的周期,然后由数字 具有Δ-Σ调制器电路(42)的开关放大器。