专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2022115192A1 ADAPTIVE VOLTAGE CONTROLLER 审中-公开
公开(公告)号：WO2022115192A1
公开(公告)日：2022-06-02
申请号：PCT/US2021/056623
申请日：2021-10-26
申请人： QUALCOMM INCORPORATED
发明人： PAL, Dipti Ranjan , PANT, Harshat , ROY, Abinash , HU, Shih-Hsin Jason , BOWMAN, Keith Alan
IPC分类号： G05F1/46 , G05F1/59 , G06F1/26
摘要： In certain aspects, a system includes a voltage controller, wherein the voltage controller includes switches coupled between a voltage supply rail and an output of the voltage controller, each of the switches having a control input, and a control circuit coupled to the control inputs of the switches. The system also includes a timing circuit coupled to the control circuit, wherein the timing circuit includes a delay line, and flops, each of the flops having an input and an output, wherein the input of each of the flops is coupled to a respective node on the delay line, and the outputs of the flops are coupled to the control circuit.

2. 发明申请

WO2018004840A1 WITHIN-DIE SPECIAL OSCILLATOR FOR TRACKING SRAM MEMORY PERFORMANCE WITH GLOBAL PROCESS VARIATION, VOLTAGE AND TEMPERATURE 审中-公开
标题翻译：内模式专用振荡器，用于跟踪全局工艺变化，电压和温度的SRAM存储器性能
公开(公告)号：WO2018004840A1
公开(公告)日：2018-01-04
申请号：PCT/US2017/032232
申请日：2017-05-11
申请人： QUALCOMM INCORPORATED
发明人： MARFATIA, Percy Tehmul , NARAYANAN, Rajagopal , HU, Shih-Hsin Jason , CHEN, Nan
IPC分类号： G11C5/14 , G11C7/04 , G11C7/22 , G11C11/417 , G06F1/32
CPC分类号： G06F13/1689 , G06F1/3225 , G06F1/324 , G06F1/3275 , G06F1/3296 , G11C5/14 , G11C7/04 , G11C7/1072 , G11C7/22 , G11C7/227 , G11C11/417 , Y02D10/126 , Y02D10/14 , Y02D10/172
摘要： An apparatus includes a memory, a timing circuit configured to emulate a first operation of the memory to activate a second operation of the memory, a sensor configured to emulate a portion of the timing circuit, and a controller configured to adjust an operating parameter of the memory based on the sensor emulating the portion of the timing circuit. A method is presented. The method includes at least operating a timing circuit to emulate a first operation of the memory, activating a second operation of the memory based on the emulating the first operation of the memory, emulating, by a sensor, a portion of the timing circuit. Another apparatus is presented. The apparatus includes at least a memory, a timing circuit, and means for tracking a performance of the memory based on the timing circuit tracking a memory operation.
摘要翻译：一种装置包括存储器，被配置为模拟存储器的第一操作以激活存储器的第二操作的定时电路，被配置为模拟定时电路的一部分的传感器以及控制器被配置为基于模拟定时电路的该部分的传感器来调整存储器的操作参数。提出了一种方法。该方法至少包括操作定时电路以模拟存储器的第一操作，基于模拟存储器的第一操作来激活存储器的第二操作，由传感器模拟定时电路的一部分。介绍了另一种装置。该装置至少包括一个存储器，一个定时电路，以及根据定时电路跟踪存储器操作来跟踪存储器性能的装置。

3. 发明申请

WO2017151274A2 ADJUST VOLTAGE FOR THERMAL MITIGATION 审中-公开
标题翻译：调整电压以减轻热量
公开(公告)号：WO2017151274A2
公开(公告)日：2017-09-08
申请号：PCT/US2017/016727
申请日：2017-02-06
申请人： QUALCOMM INCORPORATED
发明人： JAIN, Palkesh , MEHROTRA, Manoj , PAN, Yuancheng Chris , HU, Shih-Hsin Jason
IPC分类号： G06F1/20 , G06F1/32
摘要： Apparatuses and methods to adjust voltage for thermal mitigation are provided. The apparatus includes a circuit, a plurality of switches configured to provide power of a power domain to the circuit, a plurality of thermal sensors disposed at different locations about the circuit and configured to detect temperatures at the different locations, and a control circuit configured to determine that one of the detected temperatures at one of the locations exceeds a temperature threshold, and in response, adjust one or more of the plurality of switches in proximity with the one location to reduce power provided to the circuit. The method includes providing power of a power domain through a plurality of switches, detecting a temperature at a location exceeding a temperature threshold, and adjusting the plurality of switches in proximity with the location to reduce the power provided, in response to the detecting the temperature exceeding the temperature threshold.
摘要翻译：提供了调节用于热减轻的电压的设备和方法。该设备包括电路，被配置为向电路提供电力域的电力的多个开关，设置在电路周围的不同位置并且被配置为检测不同位置处的温度的多个热传感器，以及控制电路，被配置为确定位置之一处的检测到的温度之一超过温度阈值，并且作为响应，调整与所述一个位置接近的所述多个开关中的一个或多个，以减少提供给所述电路的功率。该方法包括通过多个开关提供电力域的电力，检测超过温度阈值的位置处的温度，并且响应于检测到温度而调整接近该位置的多个开关以减小提供的电力超过温度阈值。

4. 发明申请

WO2018125547A1 DYNAMICALLY ADAPTIVE VOLTAGE-FREQUENCY GUARDBAND CONTROL CIRCUIT 审中-公开
公开(公告)号：WO2018125547A1
公开(公告)日：2018-07-05
申请号：PCT/US2017/065558
申请日：2017-12-11
申请人： QUALCOMM INCORPORATED
发明人： HO, Lam , BOWMAN, Keith Alan , TOOSIZADEH, Navid , HU, Shih-Hsin Jason , KAKOEE, Mohammad Reza , KANNAN, Saravana Krishnan
IPC分类号： G06F1/30 , G06F1/10
摘要： In certain aspects, a system comprises a voltage-droop mitigation circuit configured to monitor voltage droop in a supply voltage supplied to a circuit, and to perform voltage-droop mitigation for the circuit if the monitored voltage droop is equal to or greater than a droop threshold. In one aspect, the system also includes a performance monitor configured to track a number of clock cycles over which the voltage-droop mitigation circuit performs the voltage-droop mitigation within a time duration, and to adjust the droop threshold based on the number of clock cycles. In another aspect, the system also includes a performance monitor configured to track a number of times that the voltage-droop mitigation circuit performs the voltage-droop mitigation within a time duration, and to adjust the droop threshold based on the number of times that the voltage-droop mitigation circuit performs the voltage-droop mitigation within the time duration.

5. 发明申请

WO2017044307A2 CIRCUITS AND METHODS PROVIDING VOLTAGE ADJUSTMENT AS PROCESSOR CORES BECOME ACTIVE 审中-公开
标题翻译：提供电压调整的电路和方法，因为处理器的电压已经成为主动
公开(公告)号：WO2017044307A2
公开(公告)日：2017-03-16
申请号：PCT/US2016/048447
申请日：2016-08-24
申请人： QUALCOMM INCORPORATED
发明人： TOOSIZADEH, Navid , KAKOEE, Mohammad Reza , HU, Shih-Hsin Jason , ALLAM, Mohamed Waleed
IPC分类号： G06F1/32
CPC分类号： G06F1/3296 , G06F1/3206 , G06F1/324 , Y02D10/126 , Y02D10/172
摘要： A method including receiving an indication of a number of active processing units in a computer processor; in response to receiving the indication, determining an appropriate operating voltage margin for the computer processor; reducing an operating frequency of the active processing units in response to receiving the indication; adjusting a power supply to increase or decrease a voltage to the computer processor in accordance with the appropriate operating voltage margin; and increasing the operating frequency of the active processing units in response to an acknowledgment that the power supply has been adjusted.
摘要翻译：一种方法，包括在计算机处理器中接收多个活动处理单元的指示; 响应于接收到所述指示，确定所述计算机处理器的适当的工作电压裕度; 响应于接收到指示而减少有效处理单元的操作频率; 调整电源以根据适当的工作电压余量增加或减少计算机处理器的电压; 以及响应于已经调整了电源的确认来增加主动处理单元的操作频率。

6. 发明申请

WO2017222637A1 ACTIVE-CORE-BASED PERFORMANCE BOOST 审中-公开
标题翻译：基于活动核心的性能提升
公开(公告)号：WO2017222637A1
公开(公告)日：2017-12-28
申请号：PCT/US2017/029663
申请日：2017-04-26
申请人： QUALCOMM INCORPORATED
发明人： BANERJEE, Sarbartha , CHHABRA, Pawan , TOOSIZADEH, Navid , NALLAGATLA, Sreekanth , HU, Shih-Hsin Jason
IPC分类号： G06F1/32
CPC分类号： G06F1/3296 , G06F1/08 , G06F1/3206 , G06F1/3228 , G06F1/324
摘要： A hardware system is disclosed for active-core-based performance boost. In an example aspect, the hardware system includes multiple cores and a power mode manager. Each core can be powered up if active or powered down if inactive. The power mode manager manages a power mode collection including an independent power mode collection and an active-core-dependent power mode collection. The power mode manager includes a software-accessible power mode manager and a hardware-reserved power mode manager. The software-accessible power mode manager provides a power-mode-triggering pathway to enable software to trigger activation of an independent power mode of the independent power mode collection. The hardware-reserved power mode manager excludes the software from being able to trigger activation of a dependent power mode of the active-core-dependent power mode collection and triggers activation of a dependent power mode of the active-core-dependent collection based on a number of active cores of the multiple cores.
摘要翻译：公开了一种用于基于主动核心的性能提升的硬件系统。在一个示例方面中，硬件系统包括多个核心和功率模式管理器。如果处于活动状态，则每个内核都可以通电或关闭。功率模式管理器管理包括独立功率模式集合和依赖于主动核心的功率模式集合的功率模式集合。电源模式管理器包括一个软件可访问的电源模式管理器和一个硬件保留的电源模式管理器。软件可访问的电源模式管理器提供电源模式触发路径，使软件能够触发激活独立电源模式采集的独立电源模式。硬件保留功率模式管理器排除软件不能触发激活依赖于激活核心的功率模式集合的依赖功率模式，并触发激活依赖于激活核心的集合的依赖功率模式多个核心的活动核心数量。

7. 发明申请

WO2017151274A3 VOLTAGE ADJUSTMENT FOR THERMAL MITIGATION 审中-公开
公开(公告)号：WO2017151274A3
公开(公告)日：2017-09-08
申请号：PCT/US2017/016727
申请日：2017-02-06
申请人： QUALCOMM INCORPORATED
发明人： JAIN, Palkesh , MEHROTRA, Manoj , PAN, Yuancheng Chris , HU, Shih-Hsin Jason
IPC分类号： G06F1/20 , G06F1/32
摘要： Apparatuses and methods to adjust voltage for thermal mitigation are provided. The apparatus includes a circuit, a plurality of switches configured to provide power of a power domain to the circuit, a plurality of thermal sensors disposed at different locations about the circuit and configured to detect temperatures at the different locations, and a control circuit configured to determine that one of the detected temperatures at one of the locations exceeds a temperature threshold, and in response, adjust one or more of the plurality of switches in proximity with the one location to reduce power provided to the circuit. The method includes providing power of a power domain through a plurality of switches, detecting a temperature at a location exceeding a temperature threshold, and adjusting the plurality of switches in proximity with the location to reduce the power provided, in response to the detecting the temperature exceeding the temperature threshold.

8. 发明申请

WO2017019252A1 ADAPTIVE VOLTAGE SCALING USING ANALYTICAL MODELS FOR INTERCONNECT DELAY 审中-公开
标题翻译：使用分析模型进行自适应延时的自适应电压调整
公开(公告)号：WO2017019252A1
公开(公告)日：2017-02-02
申请号：PCT/US2016/040523
申请日：2016-06-30
申请人： QUALCOMM INCORPORATED
发明人： COUTTS, Ryan Michael , PENZES, Paul Ivan , HU, Shih-Hsin Jason
IPC分类号： G06F1/32
CPC分类号： G05F1/625 , G06F1/3206 , G06F1/324 , G06F1/3296 , Y02D10/126 , Y02D10/172
摘要： A method of setting a supply voltage in a device is disclosed. The method includes receiving a first plurality of inputs from a plurality of sensors that are representative of a gate delay of a signal path on the device, and receiving a second plurality of inputs from a plurality of temperature sensors. The method further includes estimating a plurality of interconnect delays for the signal path based on the second plurality of inputs, and determining the supply voltage for the signal path based on the first plurality of inputs and the plurality of interconnect delays.
摘要翻译：公开了一种在设备中设置电源电压的方法。该方法包括从代表设备上的信号路径的门延迟的多个传感器接收第一多个输入，以及从多个温度传感器接收第二多个输入。该方法还包括基于第二多个输入来估计用于信号路径的多个互连延迟，以及基于第一多个输入和多个互连延迟确定用于信号路径的电源电压。

9. 发明申请

WO2016003546A1 MULTI-DOMAIN HETEROGENEOUS PROCESS-VOLTAGE-TEMPERATURE TRACKING FOR INTEGRATED CIRCUIT POWER REDUCTION 审中-公开
标题翻译：用于集成电路功率降低的多域异步过程电压跟踪
公开(公告)号：WO2016003546A1
公开(公告)日：2016-01-07
申请号：PCT/US2015/030997
申请日：2015-05-15
申请人： QUALCOMM INCORPORATED
发明人： IBRAHIMOVIC, Jasmin Smaila , KAKOEE, Mohammad Reza , HU, Shih-Hsin Jason
IPC分类号： G06F1/26 , G06F1/32
CPC分类号： G01R31/2851 , G06F1/26 , G06F1/3203 , G06F1/3206 , G06F1/3287 , G06F1/3296 , Y02D10/171 , Y02D10/172
摘要： The systems and method described herein provide efficient (e.g., low power and low area) means to track performance in numerous supply domains with heterogeneous circuits that are used in a large system-on-a-chip integrated circuit (SoCs). The heterogeneous circuits can include circuits made with different devices, different cell libraries, and different hard macros that are in different power supply domains. Performance measurements from performance sensors (or process-voltage-temperature (PVT) sensors) that are spread about the SoC are collected and processed to determine voltage levels for each of the supply domains. A single controller can receive can determine voltage levels for a whole SoC. The performance sensors are connected to the controller by a scan chain. The technique is flexible and can be easily adapted for use in SoCs with different power supply domains and types of circuits.
摘要翻译：这里描述的系统和方法提供了有效（例如，低功率和低面积）的方式来跟踪在大型片上系统集成电路（SoC）中使用的异质电路的许多供应域中的性能。异构电路可以包括由不同设备制成的电路，不同的单元库以及不同电源域中的不同硬宏。收集和处理围绕SoC传播的性能传感器（或过程电压 - 温度（PVT）传感器）的性能测量，以确定每个供应域的电压电平。单个控制器可以接收可以确定整个SoC的电压电平。性能传感器通过扫描链连接到控制器。该技术是灵活的，可以轻松地适用于具有不同电源域和电路类型的SoC。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式