专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2019117961A1 POWER GOVERNANCE OF PROCESSING UNIT 审中-公开
公开(公告)号：WO2019117961A1
公开(公告)日：2019-06-20
申请号：PCT/US2017/066813
申请日：2017-12-15
申请人： INTEL CORPORATION
发明人： COOPER, Barnes , SESHADRI, Harinarayanan , MURALIDHAR, Rajeev , MUBEEN, Noor
IPC分类号： G06F1/32
摘要： Power governance circuitry is provided to control a performance level of a processing unit of a processing platform. The power governance circuitry comprises measurement circuitry to measure a current utilization of the processing unit at a current operating frequency and to determine any change in utilization or power and frequency control circuitry is provided to update the current operating frequency to a new operating frequency by determining a new target quantified power expenditure to be applied in a subsequent processing cycle depending on the determination of any change in utilization or power. A new operating frequency is selected to satisfy the new target quantified power based on a scalability function specifying a variation of a given value of utilization or power with the operating frequency. A processing platform and machine readable instructions are provided to set a new quantified target power of a processing unit.

2. 发明申请

WO2014209400A1 TECHNIQUES AND SYSTEM FOR MANAGING ACTIVITY IN MULTICOMPONENT PLATFORM 审中-公开
标题翻译：管理多机器平台活动的技术和系统
公开(公告)号：WO2014209400A1
公开(公告)日：2014-12-31
申请号：PCT/US2013/048778
申请日：2013-06-28
申请人： INTEL CORPORATION , DIEFENBAUGH, Paul S. , GORBATOV, Eugene , HENROID, Andrew , SAMSON, Eric C. , COOPER, Barnes
发明人： DIEFENBAUGH, Paul S. , GORBATOV, Eugene , HENROID, Andrew , SAMSON, Eric C. , COOPER, Barnes
IPC分类号： G06F1/26 , G06F9/38 , G06F9/46
CPC分类号： G06F1/3234 , G06F1/3246 , G06F1/3287 , G06F9/4893 , Y02D10/24 , Y02D50/20
摘要： In one embodiment an apparatus includes a multiplicity of processor components; one or more device components communicatively coupled to one or more processor components of the multiplicity of processor components; and a controller comprising logic at least a portion of which is in hardware, the logic to schedule one or more forced idle periods interspersed with one or more active periods, a forced idle period spanning a duration during which the multiplicity of processor components and the one or more device components are simultaneously placed in respective idle states that define a forced idle power state during isolated sub-periods of the forced idle period. Other embodiments are disclosed and claimed.
摘要翻译：在一个实施例中，一种装置包括多个处理器组件; 通信地耦合到多个处理器组件的一个或多个处理器组件的一个或多个设备组件; 以及控制器，其包括其硬件中的至少一部分的逻辑，用于调度一个或多个强制空闲周期的逻辑，所述强制空闲周期与一个或多个活动周期分布，跨越持续时间的强制空闲周期，在该持续时间期间多个处理器组件和一个或更多的设备组件同时处于分别在强制空闲时段的隔离子时段期间限定强制空闲功率状态的空闲状态。公开和要求保护其他实施例。

3. 发明申请

WO2006072106A3 DEVICE AND METHOD FOR ON-DIE TEMPERATURE MEASUREMENT 审中-公开
公开(公告)号：WO2006072106A3
公开(公告)日：2006-07-06
申请号：PCT/US2005/047688
申请日：2005-12-29
申请人： INTEL CORPORATION , ROTEM, Efraim , HERMERDING, Jim , DISTEFANO, Eric , COOPER, Barnes
发明人： ROTEM, Efraim , HERMERDING, Jim , DISTEFANO, Eric , COOPER, Barnes
IPC分类号： G06F1/20
摘要： A system for measuring and managing thermal operations of a processor core on a semiconductor die using a sensor positioned in a hotspot of the processor core. A measured temperature reading is determined based upon a temperature sensed by the sensor. Interrupt signals and a software readable register indicating temperature information provide feedback about the thermal environment to the processor. Based upon the measured temperature reading, the interrupt signals direct the processor to modify operation.

4. 发明申请

WO2017222730A1 SYSTEMS, METHODS AND DEVICES FOR STANDBY POWER SAVINGS 审中-公开
标题翻译：用于备用节电的系统，方法和设备
公开(公告)号：WO2017222730A1
公开(公告)日：2017-12-28
申请号：PCT/US2017/034195
申请日：2017-05-24
申请人： INTEL CORPORATION
发明人： COOPER, Barnes
IPC分类号： G06F1/32
摘要： A power delivery system of a computing system that is on alternating current (AC) power limits software administrative tasks to a system-controlled and tunable broadcast window. This window limitation allows a computing system to enter and stay in low-power states without variable disturbances from administrative functions that can be relegated to the window. For example, maintenance is restricted until the computing system broadcasts a notification. Legacy software and devices that do not understand these notifications can be told the AC power is not present nominally, and then be notified of AC power presence during maintenance intervals.
摘要翻译：基于交流（AC）功率的计算系统的功率输送系统将软件管理任务限制为系统控制和可调谐广播窗口。该窗口限制允许计算系统进入并保持在低功率状态，而不会受到来自可被降级到窗口的管理功能的可变干扰。例如，维护受到限制，直到计算系统广播通知。传统软件和不懂这些通知的设备可能会被告知交流电源不在名义上，然后在维护间隔期间被通知交流电源存在。

5. 发明申请

WO2017095526A1 METHODS AND APPARATUSES TO PROVIDE POWER IN IDLE STATES 审中-公开
标题翻译：在空闲状态下提供功率的方法和设备
公开(公告)号：WO2017095526A1
公开(公告)日：2017-06-08
申请号：PCT/US2016/055769
申请日：2016-10-06
申请人： INTEL CORPORATION
发明人： UAN-ZO-LI, Alexander B. , PONNALA RATHNAKAR, Vidoot , COOPER, Barnes
IPC分类号： G06F1/26 , G06F1/28 , G06F1/32
CPC分类号： G06F1/266 , G06F1/26 , G06F1/28 , G06F1/3203 , G06F1/3206
摘要： A load associated with one or more components coupled via one or more ports to a first power supply rail is monitored. The one or more components are switched to a second power supply rail, if the load is greater than a predetermined load.
摘要翻译：监测与经由一个或多个端口耦合到第一电源轨道的一个或多个组件相关联的负载。如果负载大于预定负载，则将一个或多个组件切换到第二电源轨。

6. 发明申请

WO2015142567A1 TECHNIQUES FOR SWITCHING BETWEEN OPERATING SYSTEMS 审中-公开
标题翻译：用于操作系统之间切换的技术
公开(公告)号：WO2015142567A1
公开(公告)日：2015-09-24
申请号：PCT/US2015/019612
申请日：2015-03-10
申请人： INTEL CORPORATION
发明人： SIDDIQI, Faraz A. , COOPER, Barnes
IPC分类号： G06F9/44
CPC分类号： G06F9/4406 , G06F9/4418 , G06F9/45558 , G06F9/46 , G06F13/00 , G06F2009/45575
摘要： Various embodiments are generally directed to an apparatus, method and other techniques for receiving information to invoke a transition from a first operating system to a second operating system, copying a system context for the second operating system from a location of a non-volatile memory to a volatile memory, the location associated with the second operating system and transitioning from the first operating system to the second operating system using the system context for the second operating system.
摘要翻译：各种实施例通常涉及用于接收信息以调用从第一操作系统到第二操作系统的转换的装置，方法和其他技术，将用于第二操作系统的系统上下文从非易失性存储器的位置复制到易失性存储器，与第二操作系统相关联的位置，并且使用第二操作系统的系统上下文从第一操作系统转移到第二操作系统。

7. 发明申请

WO2015099950A1 ELECTRONIC DEVICE HAVING A CONTROLLER TO ENTER A LOW POWER MODE 审中-公开
标题翻译：具有控制器进入低功耗模式的电子设备
公开(公告)号：WO2015099950A1
公开(公告)日：2015-07-02
申请号：PCT/US2014/067618
申请日：2014-11-26
申请人： INTEL CORPORATION
发明人： GOUGH, Robert E. , GEDEON, Mazen G. , COOPER, Barnes , ASTEKAR, Basavaraj B. , DARDIS, Sean C.
IPC分类号： G06F1/32 , G06F13/40
CPC分类号： G06F1/3234 , G06F1/3231 , G06F1/3253 , G06F1/3293 , Y02D10/122 , Y02D10/151 , Y02D10/173 , Y02D50/20
摘要： An electronic device may be provided that includes a first controller, a second controller, and a bus to connect between the first controller and the second controller. The electronic device may also include a first signal line between the first controller and the second controller, and the first controller to provide a first signal on the first signal line to the second controller to wake up the second controller from a low power mode.
摘要翻译：可以提供一种电子设备，其包括第一控制器，第二控制器和总线以在第一控制器和第二控制器之间连接。电子设备还可以包括在第一控制器和第二控制器之间的第一信号线，以及第一控制器，以在第一信号线上向第二控制器提供第一信号，以将第二控制器从低功率模式唤醒。

8. 发明申请

WO2013048523A1 FAST PLATFORM HIBERNATION AND RESUMPTION FOR COMPUTING SYSTEMS 审中-公开
标题翻译：计算系统的快速平台自适应和恢复
公开(公告)号：WO2013048523A1
公开(公告)日：2013-04-04
申请号：PCT/US2011/054473
申请日：2011-10-01
申请人： INTEL CORPORATION , COOPER, Barnes , SIDDIQI, Faraz, A.
发明人： COOPER, Barnes , SIDDIQI, Faraz, A.
IPC分类号： G06F9/06 , G06F9/22 , G06F1/32 , G06F12/00
CPC分类号： G06F1/32 , G06F1/3203 , G06F1/3275 , G06F3/0608 , G06F9/4418 , G06F12/023 , G06F13/00 , G06F21/81 , G06F2212/2022 , G06F2212/205 , G06F2212/401 , Y02D10/44
摘要： Fast platform hibernation and resumption for computing systems. An embodiment of an apparatus includes a volatile system memory, a nonvolatile memory, and a processor to operate according to an operating system, the processor to transition the apparatus to a first reduced power state upon receipt of a request, the transition to the first reduced power state including the processor to store context information for the computer in the volatile system memory. The apparatus further includes logic to transition the apparatus to a second reduced power state, the logic to copy the context data from the volatile system memory to the nonvolatile memory for the transition to the second reduced power state, where copying of the context data includes the logic to scan the volatile system memory to locate non- active memory elements in the volatile system memory, eliminate the non-active memory elements from the volatile system memory to generate compressed context data, and store the compressed context data in the nonvolatile memory.
摘要翻译：快速平台休眠和恢复计算系统。装置的实施例包括易失性系统存储器，非易失性存储器和根据操作系统操作的处理器，所述处理器在接收到请求时将装置转换到第一降低功率状态，转换到第一减少电源状态包括处理器，用于存储易失性系统存储器中的计算机的上下文信息。该装置还包括将装置转换到第二降低功率状态的逻辑，将上下文数据从易失性系统存储器复制到非易失性存储器以转换到第二降低功率状态的逻辑，其中上下文数据的复制包括用于扫描易失性系统存储器以定位易失性系统存储器中的非活动存储器元件的逻辑，从易失性系统存储器中消除非活动存储器元件以产生压缩上下文数据，并将压缩上下文数据存储在非易失性存储器中。

9. 发明申请

WO2006071661A1 AUDIO NOISE MITIGATION FOR POWER STATE TRANSITIONS 审中-公开
标题翻译：用于电力状态转换的音频噪声缓解
公开(公告)号：WO2006071661A1
公开(公告)日：2006-07-06
申请号：PCT/US2005/046287
申请日：2005-12-20
申请人： INTEL CORPORATION , RODRIGUEZ, Jorge , CLINE, Leslie , COOPER, Barnes
发明人： RODRIGUEZ, Jorge , CLINE, Leslie , COOPER, Barnes
IPC分类号： G06F1/32
CPC分类号： G06F1/3203
摘要： An audio noise mitigation approach. For one aspect, a first voltage associated with a first power management state is provided. A signal responsive to an indication associated with at least a first type of periodic exit event is received and responsive to the signal, a transition to a second voltage associated with a second state is initiated, a rate of the transition to the second voltage being slower than a similar voltage transition initiated in response to a non-periodic exit event.
摘要翻译：音频噪声缓解方法。一方面，提供与第一电源管理状态相关联的第一电压。接收响应于与至少第一类型的周期性退出事件相关联的指示的信号并且响应于该信号，开始向与第二状态相关联的第二电压的转变，到第二电压的转变的速率较慢而不是响应于非周期性退出事件而发起的类似电压转换。

10. 发明申请

WO2002079959A2 METHOD AND APPARATUS FOR OPTIMIZING THERMAL SOLUTIONS 审中-公开
标题翻译：用于优化热解决方案的方法和装置
公开(公告)号：WO2002079959A2
公开(公告)日：2002-10-10
申请号：PCT/US2002/007083
申请日：2002-03-07
申请人： INTEL CORPORATION
发明人： COOPER, Barnes , KING, Matt , FLETCHER, Terry , WYATT, David
IPC分类号： G06F1/20
CPC分类号： G06F1/206 , Y02D10/16
摘要： A method and apparatus are provided for obtaining throttle settings of a system, such as a chipset. A first bandwidth may be applied to a first area (or interface) of the system and a temperature of the first area may be sensed using a thermal sensor. The bandwidth passing through this first area may be increased or decreased based on the sensed temperature to obtain an ideal or optimized setting.
摘要翻译：提供了一种用于获得诸如芯片组的系统的节流设置的方法和装置。可以将第一带宽施加到系统的第一区域（或接口），并且可以使用热传感器来感测第一区域的温度。可以基于所感测的温度来增加或减少通过该第一区域的带宽以获得理想或优化的设置。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式