会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明申请
    • MULTI-MODULE CIRCUIT CARD WITH INTER-MODULE DIRECT MEMORY ACCESS
    • 具有内部模块直接存储器访问的多模块电路卡
    • WO2005062248A1
    • 2005-07-07
    • PCT/US2004/040952
    • 2004-12-07
    • SANDISK CORPORATIONZER, AviadELHAMIAS, Reuven
    • ZER, AviadELHAMIAS, Reuven
    • G06K19/077
    • G06K19/07732G06F13/28G06F13/385G06K19/077G06K19/07741Y02D10/14Y02D10/151
    • A removable electronic circuit card (33) having multiple modules, such a memory module with a non-volatile mass storage memory and a separate input-output (37a) module, where data transfers may be made through the a first module directly to and from the another in a direct memory access (DMA) type transfer when the card is inserted into the host system (31) but without having to pass the data through the host system. Once the host gives a DMA command, the data transfer is accomplished independently of the host system, except for the host supplying power and possibly a clock signal and other like support, during such a data transfer directly with card. The data for the transfer can be communicated between the input-output module and the exterior device through either wireless or an electrical connection means.
    • 具有多个模块的可拆卸电子电路卡(33),具有非挥发性大容量存储器的存储器模块和单独的输入 - 输出(37a)模块,其中可以通过第一模块直接进行数据传输 当卡被插入主机系统(31)但不必通过主机系统传递数据时,直接存储器访问(DMA)类型中的另一个传送。 一旦主机给出DMA命令,数据传输是独立于主机系统完成的,除了主机提供电源以及可能的时钟信号和其他类似的支持之外,在这种数据传输过程中直接使用卡。 用于传送的数据可以通过无线或电连接装置在输入 - 输出模块和外部设备之间进行通信。
    • 4. 发明申请
    • NON-VOLATILE MEMORY SYSTEM WITH SELF TEST CAPABILITY
    • 具有自我测试能力的非易失性存储器系统
    • WO2006017152A1
    • 2006-02-16
    • PCT/US2005/024201
    • 2005-07-07
    • SANDISK CORPORATIONSTOLERO, SimonHOLTZMAN, MickyPINTO, YosiELHAMIAS, ReuvenAZARI, Meiri
    • STOLERO, SimonHOLTZMAN, MickyPINTO, YosiELHAMIAS, ReuvenAZARI, Meiri
    • G06F11/267
    • G06F11/267
    • In a non-volatile memory system, test data may be retrieved by means of a circuit without the help of firmware. The circuit is triggered into action when it detects an abnormality in the processor or host interface. In such event, it formats the self test or status signals from the various blocks in the non-volatile memory system controller and sends a test message to the outside world without the assistance of the system processor or interface controller. When implemented in memory systems with multiple data lines, only one of the data lines may be utilized for such purpose, thereby allowing the testing to be performed while the system is still performing data transfer. Preferably, the system includes the test mode communication controller, which can select between a test channel and a host interface channel for the test message transfer so that the same testing may be performed when the memory system is in the test package as well as in an encapsulated package. The test message is transmitted repeatedly and the test message is structured so that it is easier for the receiver host to decipher the message without a handshake with the memory system. A communication controller preferably detects whether any of the communication channels is not used by the controller of a non-volatile memory system for sending signals and sends diagnostic signals through such channel.
    • 在非易失性存储器系统中,测试数据可以通过电路在没有固件的帮助下检索。 当检测到处理器或主机接口中的异常时,电路被触发成动作。 在这种情况下,它会从非易失性存储器系统控制器中的各个块格式化自检或状态信号,并在没有系统处理器或接口控制器的帮助的情况下向外界发送测试消息。 当在具有多个数据线的存储器系统中实现时,只有一个数据线可以用于此目的,从而允许在系统仍然执行数据传输时执行测试。 优选地,该系统包括测试模式通信控制器,其可以在测试信道和用于测试消息传送的主机接口信道之间进行选择,使得当存储器系统处于测试包中时也可以执行相同的测试 封装包装。 测试消息被重复发送,并且测试消息被构造成使得接收者主机更容易解密消息而不与存储器系统进行握手。 通信控制器优选地检测用于发送信号的非易失性存储器系统的控制器是否没有使用任何通信信道,并且通过这样的信道发送诊断信号。
    • 6. 发明申请
    • PORTABLE MODULE INTERFACE WITH TIMEOUT PREVENTION BY DUMMY BLOCKS
    • 便携式模块接口,由DUMMY块阻止超时
    • WO2008070053A3
    • 2008-08-21
    • PCT/US2007024797
    • 2007-12-04
    • SANDISK CORPELHAMIAS REUVENZEHAVI DAVIDBARZILAI RONIMANI VIVEKSTOLERO SIMON
    • ELHAMIAS REUVENZEHAVI DAVIDBARZILAI RONIMANI VIVEKSTOLERO SIMON
    • G06F15/16G06F13/00
    • G06F13/385G06F13/4234
    • Methods and systems for working around the timeout limitations of physical interface standards for detachable modules. By use of dummy data blocks to keep the bus active, the bus timeout requirements (in either direction) can be spoofed, to thereby permit more complex processing operations to be performed, which otherwise might not fit reliably within the timeout period. This permits a memory system to execute applications or process data for a time period that may exceed the bus timeout of a particular specification. A controller in the memory system deasserts the ready signal and holds the bus connecting the computer system in a "busy" state until the memory system is about to timeout. During a write operation, the controller receives dummy data blocks from the computer system before the write bus timeout period expires, causing the bus timeout period to be reset. During a read operation, the controller sends dummy data blocks to the computer system before the read bus timeout period expires, causing the bus timeout period to be reset.
    • 解决可拆卸模块物理接口标准超时限制的方法和系统。 通过使用虚拟数据块来保持总线有效,可以欺骗总线超时要求(在任一方向上),从而允许执行更复杂的处理操作,否则在超时时间段内可能不可靠。 这允许存储器系统在可能超过特定规范的总线超时的时间段内执行应用或处理数据。 存储器系统中的控制器取消准备就绪信号并保持连接计算机系统处于“忙”状态的总线,直到存储器系统即将超时。 在写入操作期间,控制器在写入总线超时时间到期之前从计算机系统接收虚拟数据块,导致总线超时周期被复位。 在读操作期间,控制器在读总线超时时间到期之前,向计算机系统发送伪数据块,导致总线超时时间被重置。
    • 9. 发明申请
    • SYSTEM AND METHOD TO BUFFER DATA
    • 缓冲数据的系统和方法
    • WO2012170141A1
    • 2012-12-13
    • PCT/US2012/037068
    • 2012-05-09
    • SANDISK TECHNOLOGIES INC.ELHAMIAS, Reuven
    • ELHAMIAS, Reuven
    • G06F12/08
    • G06F12/0862G06F12/0866G06F2212/214G06F2212/221Y02D10/13
    • A data storage device includes a controller (106), a non-volatile mem¬ ory (104), and a buffer (108) accessible to the controller. The buffer is configured to store data (154, 156) retrieved from the non-volatile memory to be accessible to a host device (130) in response to receiv¬ ing from the host device one or more requests (132) for read access to the non-volatile memory. The controller is configured to read an in¬ dicator (110) of cached data in response to receiving a request for read access to the non-volatile memory. The request includes a data identifier (138). In response to the indicator of cached data not indi¬ cating that data corresponding to the data identifier is in the buffer, the controller is configured to retrieve data (144) corresponding to the data identifier as well as additional data (146) from the non-volatile memory and to write the data corresponding to the data identifier and the additional data to the buffer.
    • 数据存储设备包括控制器(106),非易失性存储器(104)和可由控制器访问的缓冲器(108)。 缓冲器被配置为存储从非易失性存储器检索的数据(154,156),以响应于从主机设备接收一个或多个用于读访问的请求(132),主机设备(130)可访问 非易失性存储器。 响应于接收到对非易失性存储器的读取访问的请求,控制器被配置为读取缓存数据的引用(110)。 请求包括数据标识符(138)。 响应于缓存数据的指示符,未指示对应于数据标识符的数据在缓冲器中,控制器被配置为从非数据标识符检索对应于数据标识符的数据(144)以及附加数据(146) 并将与数据标识符和附加数据相对应的数据写入缓冲器。