会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明申请
    • DELTA MONOLAYER DOPANTS EPITAXY FOR EMBEDDED SOURCE/DRAIN SILICIDE
    • DELTA MONOLAYER DOPANTS嵌入式源/漏极硅胶外观
    • WO2011162977A2
    • 2011-12-29
    • PCT/US2011/039892
    • 2011-06-10
    • INTERNATIONAL BUSINESS MACHINES CORPORATIONCHAN, Kevin, K.DUBE, AbhishekHOLT, Judson, R.JOHNSON, Jeffrey, B.LI, JinghongPARK, Dae-GyuZHU, Zhengmao
    • CHAN, Kevin, K.DUBE, AbhishekHOLT, Judson, R.JOHNSON, Jeffrey, B.LI, JinghongPARK, Dae-GyuZHU, Zhengmao
    • H01L29/78H01L21/336
    • H01L29/66636H01L21/823807H01L21/823814H01L29/165H01L29/665H01L29/6656H01L29/6659H01L29/7834H01L29/7848
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack (18) located on an upper surface of a semiconductor substrate (12). The at least one FET gate stack includes source and drain extension regions (28) located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel (40) is also present between the source and drain extension regions (28) and beneath the at least one gate stack (18). The structure further includes embedded stressor elements (33) located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes, from bottom to top, a first layer of a first epitaxy doped semiconductor material (35) having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, a second layer of a second epitaxy doped semiconductor material (36) located atop the first layer, and a delta monolayer of dopant located on an upper surface of the second layer. The structure further includes a metal semiconductor alloy contact (45) located directly on an upper surface of the delta monolayer (37).
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底(12)的上表面上的至少一个FET栅叠层(18)。 所述至少一个FET栅极堆叠包括位于所述至少一个FET栅极堆叠中的覆盖区内的所述半导体衬底内的源极和漏极延伸区域(28)。 器件通道(40)也存在于源极和漏极延伸区域(28)之间并且在至少一个栅极堆叠(18)下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且在半导体衬底内的嵌入式应力元件(33)。 每个嵌入式应力元件包括从底部到顶部具有不同于半导体衬底的晶格常数的晶格常数的第一外延掺杂半导体材料(35)的第一层,并且在器件沟道中施加应变, 位于第一层顶部的第二外延掺杂半导体材料(36)的第二层和位于第二层的上表面上的掺杂剂的Δ单层。 该结构还包括直接位于三角单层(37)的上表面上的金属半导体合金接触(45)。
    • 2. 发明申请
    • MONOLAYER DOPANT EMBEDDED STRESSOR FOR ADVANCED CMOS
    • 用于高级CMOS的单层掺杂嵌入式压电器
    • WO2011133339A2
    • 2011-10-27
    • PCT/US2011/031693
    • 2011-04-08
    • INTERNATIONAL BUSINESS MACHINES CORPORATIONCHAN, Kevin, K.DUBE, AbhishekHOLT, Judson, R.LI, JinghongNEWBURY, Joseph, S.ONTALUS, ViorelPARK, Dae-GyuZHU, Zhengmao
    • CHAN, Kevin, K.DUBE, AbhishekHOLT, Judson, R.LI, JinghongNEWBURY, Joseph, S.ONTALUS, ViorelPARK, Dae-GyuZHU, Zhengmao
    • H01L29/78H01L21/336H01L27/092H01L21/8228
    • H01L29/7848H01L21/823807H01L21/823814H01L29/165H01L29/6656H01L29/66636H01L29/7834
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include an FET gate stack 18 located on an upper surface of a semiconductor substrate 12. The FET gate stack includes source and drain extension regions 28 located within the semiconductor substrate at a footprint of the FET gate stack. A device channel 40 is also present between the source and drain extension regions and beneath the gate stack. The structure further includes embedded stressor elements 34 located on opposite sides of the FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes a lower layer of a first epitaxy 36 doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, and an upper layer of a second epitaxy 38 doped semiconductor material located atop the lower layer. The lower layer of the first epitaxy doped semiconductor material has a lower content of dopant as compared to the upper layer of the second epitaxy doped semiconductor material. The structure further includes a monolayer of dopant located within the upper layer of each of the embedded stressor elements. The monolayer of dopant is in direct contact with an edge of either the source extension region or the drain extension region.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底12的上表面上的FET栅极堆叠18. FET栅极堆叠包括在FET栅极堆叠的覆盖区处位于半导体衬底内的源极和漏极延伸区域28。 器件沟道40也存在于源极延伸区域和漏极延伸区域之间以及栅极堆叠层下方。 该结构还包括位于FET栅极堆叠的相对侧并且位于半导体衬底内的嵌入式应力元件34。 每个嵌入的应力元件包括第一外延36掺杂半导体材料的下层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变,并且第二外延的上层 38掺杂的半导体材料位于下层的顶部。 与第二外延掺杂半导体材料的上层相比,第一外延掺杂半导体材料的下层具有较低的掺杂剂含量。 该结构还包括位于每个嵌入的应力元件的上层内的掺杂剂单层。 掺杂剂的单层与源极延伸区域或漏极延伸区域的边缘直接接触。
    • 3. 发明申请
    • DELTA MONOLAYER DOPANTS EPITAXY FOR EMBEDDED SOURCE/DRAIN SILICIDE
    • DELTA MONOLAYER DOPANTS嵌入式源/漏极硅胶外观
    • WO2011162977A3
    • 2012-03-15
    • PCT/US2011039892
    • 2011-06-10
    • IBMCHAN KEVIN KDUBE ABHISHEKHOLT JUDSON RJOHNSON JEFFREY BLI JINGHONGPARK DAE-GYUZHU ZHENGMAO
    • CHAN KEVIN KDUBE ABHISHEKHOLT JUDSON RJOHNSON JEFFREY BLI JINGHONGPARK DAE-GYUZHU ZHENGMAO
    • H01L29/78H01L21/336
    • H01L29/66636H01L21/823807H01L21/823814H01L29/165H01L29/665H01L29/6656H01L29/6659H01L29/7834H01L29/7848
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include at least one FET gate stack (18) located on an upper surface of a semiconductor substrate (12). The at least one FET gate stack includes source and drain extension regions (28) located within the semiconductor substrate at a footprint of the at least one FET gate stack. A device channel (40) is also present between the source and drain extension regions (28) and beneath the at least one gate stack (18). The structure further includes embedded stressor elements (33) located on opposite sides of the at least one FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes, from bottom to top, a first layer of a first epitaxy doped semiconductor material (35) having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, a second layer of a second epitaxy doped semiconductor material (36) located atop the first layer, and a delta monolayer of dopant located on an upper surface of the second layer. The structure further includes a metal semiconductor alloy contact (45) located directly on an upper surface of the delta monolayer (37).
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底(12)的上表面上的至少一个FET栅叠层(18)。 所述至少一个FET栅极堆叠包括位于所述至少一个FET栅极堆叠中的覆盖区内的所述半导体衬底内的源极和漏极延伸区域(28)。 器件通道(40)也存在于源极和漏极延伸区域(28)之间并且在至少一个栅极堆叠(18)下方。 该结构还包括位于至少一个FET栅极堆叠的相对侧上并且在半导体衬底内的嵌入式应力元件(33)。 每个嵌入式应力元件包括从底部到顶部具有不同于半导体衬底的晶格常数的晶格常数的第一外延掺杂半导体材料(35)的第一层,并且在器件沟道中施加应变, 位于第一层顶部的第二外延掺杂半导体材料(36)的第二层和位于第二层的上表面上的掺杂剂的Δ单层。 该结构还包括直接位于三角单层(37)的上表面上的金属半导体合金接触(45)。
    • 5. 发明申请
    • MONOLAYER DOPANT EMBEDDED STRESSOR FOR ADVANCED CMOS
    • 用于高级CMOS的单层掺杂嵌入式压电器
    • WO2011133339A3
    • 2012-03-08
    • PCT/US2011031693
    • 2011-04-08
    • IBMCHAN KEVIN KDUBE ABHISHEKHOLT JUDSON RLI JINGHONGNEWBURY JOSEPH SONTALUS VIORELPARK DAE-GYUZHU ZHENGMAO
    • CHAN KEVIN KDUBE ABHISHEKHOLT JUDSON RLI JINGHONGNEWBURY JOSEPH SONTALUS VIORELPARK DAE-GYUZHU ZHENGMAO
    • H01L29/78H01L21/336H01L21/8228H01L27/092
    • H01L29/7848H01L21/823807H01L21/823814H01L29/165H01L29/6656H01L29/66636H01L29/7834
    • Semiconductor structures are disclosed that have embedded stressor elements therein. The disclosed structures include an FET gate stack 18 located on an upper surface of a semiconductor substrate 12. The FET gate stack includes source and drain extension regions 28 located within the semiconductor substrate at a footprint of the FET gate stack. A device channel 40 is also present between the source and drain extension regions and beneath the gate stack. The structure further includes embedded stressor elements 34 located on opposite sides of the FET gate stack and within the semiconductor substrate. Each of the embedded stressor elements includes a lower layer of a first epitaxy 36 doped semiconductor material having a lattice constant that is different from a lattice constant of the semiconductor substrate and imparts a strain in the device channel, and an upper layer of a second epitaxy 38 doped semiconductor material located atop the lower layer. The lower layer of the first epitaxy doped semiconductor material has a lower content of dopant as compared to the upper layer of the second epitaxy doped semiconductor material. The structure further includes a monolayer of dopant located within the upper layer of each of the embedded stressor elements. The monolayer of dopant is in direct contact with an edge of either the source extension region or the drain extension region.
    • 公开了在其中具有嵌入的应力元件的半导体结构。 所公开的结构包括位于半导体衬底12的上表面上的FET栅极堆叠18. FET栅极堆叠包括在FET栅极堆叠的覆盖区处位于半导体衬底内的源极和漏极延伸区域28。 器件沟道40也存在于源极延伸区域和漏极延伸区域之间以及栅极堆叠层下方。 该结构还包括位于FET栅极堆叠的相对侧并且位于半导体衬底内的嵌入式应力元件34。 每个嵌入的应力元件包括第一外延36掺杂半导体材料的下层,其具有不同于半导体衬底的晶格常数的晶格常数并且在器件沟道中施加应变,并且第二外延的上层 38掺杂的半导体材料位于下层的顶部。 与第二外延掺杂半导体材料的上层相比,第一外延掺杂半导体材料的下层具有较低的掺杂剂含量。 该结构还包括位于每个嵌入的应力元件的上层内的掺杂剂单层。 掺杂剂的单层与源极延伸区域或漏极延伸区域的边缘直接接触。