专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2008054987A2 USING NO-REFRESH DRAM IN ERROR CORRECTING CODE ENCODER AND DECODER IMPLEMENTATIONS 审中-公开
标题翻译：使用无刷新DRAM进行错误校正代码编码器和解码器实现
公开(公告)号：WO2008054987A2
公开(公告)日：2008-05-08
申请号：PCT/US2007/081434
申请日：2007-10-15
申请人： TRELLISWARE TECHNOLOGIES, INC. , DIMOU, Georgios, D.
发明人： DIMOU, Georgios, D.
IPC分类号： G06F11/08
CPC分类号： G06F11/1044
摘要： Embodiments of the present invention provide Forward Error Correcting Code encoders and decoder structures that use DRAM in their memory designs. DRAM is a very attractive memory options in many electronic systems due to the high memory density provided by DRAM. However, the DRAM is typically not included in ASIC or FPGA implementations of encoders and decoders due to complex refresh requirements of DRAM that are required to maintain data stored in DRAM and may interfere with user access to the memory space during refresh cycles. Embodiments of the present invention provide FECC encoder and decoder structures that are implemented using DRAM that do not require complex refresh operations to be performed on the DRAM to ensure data integrity. Accordingly, embodiments of the present invention maximize memory density without the added complexity of introduced by the refresh requirements of DRAM.
摘要翻译：本发明的实施例提供在其存储器设计中使用DRAM的前向纠错码编码器和解码器结构。由于DRAM提供的高存储密度，DRAM在许多电子系统中是非常有吸引力的存储选择。然而，DRAM通常不包含在编码器和解码器的ASIC或FPGA实现中，这是由于维持DRAM中存储的数据所需的DRAM的复杂刷新要求，并且可能干扰刷新周期期间用户对存储器空间的访问。本发明的实施例提供使用DRAM实现的FECC编码器和解码器结构，其不需要在DRAM上执行复杂的刷新操作以确保数据完整性。因此，本发明的实施例最大化了存储密度，而没有由DRAM的刷新需求引入的额外复杂性。

2. 发明申请

WO2008048944A2 USING SAM IN ERROR CORRECTING CODE ENCODER AND DECODER IMPLEMENTATIONS 审中-公开
标题翻译：使用SAM进行错误纠正代码编码器和解码器的实现
公开(公告)号：WO2008048944A2
公开(公告)日：2008-04-24
申请号：PCT/US2007081436
申请日：2007-10-15
申请人： TRELLISWARE TECHNOLOGIES INC , DIMOU GEORGIOS D
发明人： DIMOU GEORGIOS D
IPC分类号： G11C29/00
CPC分类号： G06F11/1044
摘要： SAM is a very attractive memory option for systems due to its higher speed and reduced area when compared to RAM. However it is generally not used in implementations of FECCs due to its limitation to sequential accesses. According to the present invention, Forward Error Correcting Code encoder and decoder structures are shown to allow the use of SAM in their memory designs. Thus SAM is utilized in FECC implementations to achieve better area efficiency for the same amount of memory as well as higher throughput for the hardware implementations.
摘要翻译：与RAM相比，SAM对于系统来说是一个非常有吸引力的内存选项，因为它具有更高的速度和更小的面积。但是由于其对顺序访问的限制，通常不用于FECC的实现。根据本发明，前向纠错码编码器和解码器结构被示出为允许在其存储器设计中使用SAM。因此，在FECC实施中使用SAM以实现相同数量的存储器的更好的面积效率以及硬件实现的更高吞吐量。

3. 发明申请

WO0184720A9 REDUCED-LATENCY SOFT-IN/SOFT-OUT MODULE 审中-公开
标题翻译：减速软启/退出模块
公开(公告)号：WO0184720A9
公开(公告)日：2002-12-19
申请号：PCT/US0114460
申请日：2001-05-03
申请人： UNIV SOUTHERN CALIFORNIA , BEEREL PETER A , CHUGG KEITH M , DIMOU GEORGIOS D , THIENNVIBOON PHUNSAK
发明人： BEEREL PETER A , CHUGG KEITH M , DIMOU GEORGIOS D , THIENNVIBOON PHUNSAK
IPC分类号： G06F11/10 , H03M13/25 , H03M13/29 , H03M13/41 , H03M13/45 , H04L1/00 , H03M13/03
CPC分类号： H03M13/3905 , H03M13/2957 , H03M13/3966 , H03M13/6572
摘要： Decoding an encoded signal (for example, a turbo encoded signal, a block encoded signal or the like) is performed by demodulating (13) the received encoded signal to produce soft information, and iteratively processing the soft information with one or more soft-in/sof-output (SISO) modules (11). At least one of the SISO modules (11) uses a tree structure to compute forward and backward state metrics. More generally, iterative detection is performed by receiving an input signal (11) corresponding to one or more outputs of a module whose soft-inverse can be computed by running the forward-backward algorithm on a trellis representation of the module, and determining the soft inverse of the module by computing forward and backward state metrics of the received input signal using a tree structure.
摘要翻译：通过解调（13）接收到的编码信号以产生软信息来对编码信号（例如，turbo编码信号，块编码信号等）进行解码，并且利用一个或多个软进行迭代处理软信息 / sof-output（SISO）模块（11）。 SISO模块（11）中的至少一个使用树结构来计算前向和后向状态度量。更一般地，通过接收对应于模块的一个或多个输出的输入信号（11）来执行迭代检测，该模块的软反转可以通过在模块的网格表示上运行前向后向算法来计算，并且确定软通过使用树结构计算接收到的输入信号的前向和后向状态度量来模块的逆。

4. 发明申请

WO2008054987A3 USING NO-REFRESH DRAM IN ERROR CORRECTING CODE ENCODER AND DECODER IMPLEMENTATIONS 审中-公开
标题翻译：在错误修正代码编码器和解码器实现中使用无刷新DRAM
公开(公告)号：WO2008054987A3
公开(公告)日：2008-09-18
申请号：PCT/US2007081434
申请日：2007-10-15
申请人： TRELLISWARE TECHNOLOGIES INC , DIMOU GEORGIOS D
发明人： DIMOU GEORGIOS D
IPC分类号： G11C29/00
CPC分类号： G06F11/1044
摘要： Embodiments of the present invention provide Forward Error Correcting Code encoders and decoder structures that use DRAM in their memory designs. DRAM is a very attractive memory options in many electronic systems due to the high memory density provided by DRAM. However, the DRAM is typically not included in ASIC or FPGA implementations of encoders and decoders due to complex refresh requirements of DRAM that are required to maintain data stored in DRAM and may interfere with user access to the memory space during refresh cycles. Embodiments of the present invention provide FECC encoder and decoder structures that are implemented using DRAM that do not require complex refresh operations to be performed on the DRAM to ensure data integrity. Accordingly, embodiments of the present invention maximize memory density without the added complexity of introduced by the refresh requirements of DRAM.
摘要翻译：本发明的实施例提供了在其存储器设计中使用DRAM的前向纠错码编码器和解码器结构。由于DRAM提供的高存储密度，DRAM在许多电子系统中是非常有吸引力的存储器选项。然而，由于DRAM的复杂刷新要求，维护存储在DRAM中的数据所需的DRAM，并且可能在刷新周期期间干扰用户对存储器空间的访问，所以DRAM通常不包括在编码器和解码器的ASIC或FPGA实现中。本发明的实施例提供了使用DRAM实现的FECC编码器和解码器结构，其不需要在DRAM上执行复杂刷新操作以确保数据完整性。因此，本发明的实施例最大化了存储器密度，而没有由DRAM的刷新要求引入的增加的复杂性。

5. 发明申请

WO2008048944A3 USING SAM IN ERROR CORRECTING CODE ENCODER AND DECODER IMPLEMENTATIONS 审中-公开
公开(公告)号：WO2008048944A3
公开(公告)日：2008-04-24
申请号：PCT/US2007/081436
申请日：2007-10-15
申请人： TRELLISWARE TECHNOLOGIES, INC. , DIMOU, Georgios D.
发明人： DIMOU, Georgios D.
IPC分类号： G06F11/00
摘要： SAM is a very attractive memory option for systems due to its higher speed and reduced area when compared to RAM. However it is generally not used in implementations of FECCs due to its limitation to sequential accesses. According to the present invention, Forward Error Correcting Code encoder and decoder structures are shown to allow the use of SAM in their memory designs. Thus SAM is utilized in FECC implementations to achieve better area efficiency for the same amount of memory as well as higher throughput for the hardware implementations.

6. 发明申请

WO2001084720A1 REDUCED-LATENCY SOFT-IN/SOFT-OUT MODULE 审中-公开
标题翻译：减速软启/退出模块
公开(公告)号：WO2001084720A1
公开(公告)日：2001-11-08
申请号：PCT/US2001/014460
申请日：2001-05-03
申请人： UNIVERSITY OF SOUTHERN CALIFORNIA , BEEREL, Peter, A. , CHUGG, Keith, M. , DIMOU, Georgios, D. , THIENNVIBOON, Phunsak
发明人： BEEREL, Peter, A. , CHUGG, Keith, M. , DIMOU, Georgios, D. , THIENNVIBOON, Phunsak
IPC分类号： H03M13/03
CPC分类号： H03M13/3905 , H03M13/2957 , H03M13/3966 , H03M13/6572
摘要： Decoding an encoded signal (for example, a turbo encoded signal, a block encoded signal or the like) is performed by demodulating (13) the received encoded signal to produce soft information, and iteratively processing the soft information with one or more soft-in/sof-output (SISO) modules (11). At least one of the SISO modules (11) uses a tree structure to compute forward and backward state metrics. More generally, iterative detection is performed by receiving an input signal (11) corresponding to one or more outputs of a module whose soft-inverse can be computed by running the forward-backward algorithm on a trellis representation of the module, and determining the soft inverse of the module by computing forward and backward state metrics of the received input signal using a tree structure.
摘要翻译：通过解调（13）接收到的编码信号以产生软信息来对编码信号（例如，turbo编码信号，块编码信号等）进行解码，并且利用一个或多个软进行迭代处理软信息 / sof-output（SISO）模块（11）。 SISO模块（11）中的至少一个使用树结构来计算前向和后向状态度量。更一般地，通过接收对应于模块的一个或多个输出的输入信号（11）来执行迭代检测，该模块的软反转可以通过在模块的网格表示上运行前向后向算法来计算，并且确定软通过使用树结构计算接收到的输入信号的前向和后向状态度量来模块的逆。

7. 发明申请

WO2007117965A1 SCHEDULING PIPELINED STATE UPDATE FOR HIGH-SPEED TRELLIS PROCESSING 审中-公开
标题翻译：调度管道状态更新用于高速TRELLIS加工
公开(公告)号：WO2007117965A1
公开(公告)日：2007-10-18
申请号：PCT/US2007/064843
申请日：2007-03-23
申请人： TRELLISWARE TECHNOLOGIES, INC. , DIMOU, Georgios, D.
发明人： DIMOU, Georgios, D.
IPC分类号： H03M13/41 , H03M13/39 , H04L1/00
CPC分类号： H03M13/4107 , H03M13/03 , H03M13/2987 , H03M13/3905 , H03M13/3922 , H03M13/41 , H03M13/6502
摘要： Methods, apparatuses, and systems are presented for extracting information from a received signal resulting from a process capable of being represented as a finite state machine having a plurality of states, wherein transitions between the states can be represented by a trellis spanning a plurality of time indices, involving calculating branch metrics taking into account the received signal, calculating state metrics at each time index by taking into account the branch metrics and using a pipelined process, wherein the pipelined process is used to calculate state metrics at a first time index, wherein the pipelined process is then used to calculate state metrics at one or more non-adjacent time indices, and wherein the pipelined process is then used to calculate state metrics at an adjacent time index, and generating at least one output taking into account state metrics for states associated with at least one selected path through the trellis.
摘要翻译：呈现方法，装置和系统，用于从由能够被表示为具有多个状态的有限状态机的处理得到的接收信号中提取信息，其中状态之间的转换可以由跨越多个时间的网格来表示索引，涉及考虑所接收到的信号来计算分支度量，通过考虑分支度量并使用流水线过程来计算每个时间索引处的状态度量，其中流水线过程用于计算第一时间索引处的状态度量，其中流水线过程然后用于计算一个或多个非相邻时间索引处的状态度量，并且其中流水线处理然后用于计算相邻时间索引的状态度量，并且考虑到至少一个输出，考虑到与通过网格的至少一个所选路径相关联的状态。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式