专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US11334787B2 Neuron circuit 有权
公开(公告)号：US11334787B2
公开(公告)日：2022-05-17
申请号：US16509399
申请日：2019-07-11
申请人： Seoul National University R&DB Foundation
发明人： ByungGook Park , Jeong-Jun Lee
IPC分类号： G06N3/063 , H03K3/037 , G06N3/02 , H03K3/355
摘要： Disclosed is a neuron circuit in which an overflow signal before fire is retained after the fire. The neuron circuit according to an embodiment of the inventive concept includes a synapse element, a synaptic integration unit and a pulse generation unit. The synapse element receives output signals of a pre-neuron circuit and a post-neuron circuit. The synaptic integration unit includes a capacitor charged by the current flowing into the synapse element depending on the output signals of the pre-neuron circuit and the post-neuron circuit. The pulse generation unit generates an output pulse from the charging voltage of the capacitor. The pulse generation unit includes a pulse generation circuit generating the output pulse depending on the charging voltage of the capacitor and an overflow signal retaining unit connected between the capacitor and the pulse generation circuit and retaining an overflow signal, which exceeds a threshold voltage among the charging voltage of the capacitor after the pulse generation unit fires.

2. 发明申请

US20180205400A1 Random Delay Generation for Thin-Film Transistor Based Circuits 审中-公开
公开(公告)号：US20180205400A1
公开(公告)日：2018-07-19
申请号：US15922649
申请日：2018-03-15
申请人： Thin Film Electronics, ASA
发明人： Vivek SUBRAMANIAN , Mingming MAO , Zhigang WANG
IPC分类号： H04B1/04 , H03K3/355 , H03K3/03 , H03K3/033 , H03K5/13 , H04H20/16 , H03B5/12 , H01L21/66
CPC分类号： H04B1/04 , G06K7/0008 , G06K7/10059 , G06K19/0723 , H01L22/20 , H01L2924/0002 , H03B5/1203 , H03K3/0315 , H03K3/033 , H03K3/355 , H03K5/13 , H03K5/133 , H04H20/16 , H01L2924/00
摘要： Circuits and circuit elements configured to generate a random delay, a monostable oscillator, circuits configured to broadcasting repetitive messages wireless systems, and methods for forming such circuits, devices, and systems are disclosed. The present invention advantageously provides relatively low cost delay generating circuitry based on TFT technology in wireless electronics applications, particularly in RFID applications. Such novel, technically simplified, low cost TFT-based delay generating circuitry enables novel wireless circuits, devices and systems, and methods for producing such circuits, devices and systems.

3. 发明授权

US4808855A Distributed precharge wire-or bus 失效
标题翻译：分布式预充电线或母线
公开(公告)号：US4808855A
公开(公告)日：1989-02-28
申请号：US133324
申请日：1987-12-16
申请人： Stacey G. Lloyd
发明人： Stacey G. Lloyd
IPC分类号： G06F3/00 , H03K17/0412 , H03K17/12 , H04L25/02 , H03K3/013 , H03K3/355 , H03K5/05 , H03K17/04
CPC分类号： H03K17/122 , H03K17/04126 , H03K17/12
摘要： A plurality of bus-coupler circuits (14) are connected to a bus wire (10) at different points (12) along its length. Each bus-coupler circuit (14) includes a conventional bus driver (22) which may, for example, comprise a relatively large transistor, but also a bus precharge circuit (16). The bus precharge circuit (16) in each bus-coupler circuit responds to a control signal (20) to apply a small, precharge pulse to the bus wire (10). The control signal (20) is applied to each of the bus-coupler circuits (22) in synchronism with the data (38) in such a way that electrical precharge pulses are applied to the bus wire (10) substantially simultaneously by each bus coupler at approximately the instant of time of an expected data signal transition. In this way, the bus wire (10) receives a small electrical charge (24) at the various points along its length at which the bus coupler circuits are connected. The bus is thereby precharged in anticipation of a transition. The electrical charge is insufficient to substantially change the voltage level at any given local point on the bus; however, its total effect is to significantly reduce the rise time of a bus transition. The electrical charge is sufficient to precharge the capacitive load formed by the bus wire and the bus driver transistors in the immediate vicinity of the charging point. Since the electrical precharge is injected onto the bus by each bus precharge circuit at a number of points along its length, the entire bus wire receives a charge in anticipation of a data transition at any of the circuits (14) along the bus. Consequently, a single, large bus-driver transistor is not required to change the voltage level of the entire bus.
摘要翻译：多个总线耦合器电路（14）沿其长度在不同的点（12）处连接到总线（10）。每个总线耦合器电路（14）包括常规的总线驱动器（22），其可以例如包括相对较大的晶体管，而且还包括总线预充电电路（16）。每个总线耦合器电路中的总线预充电电路（16）响应控制信号（20），以向母线（10）施加小的预充电脉冲。控制信号（20）以与数据（38）同步的方式施加到每个总线耦合器电路（22），使得预充电脉冲基本上同时由每个总线耦合器施加到总线（10）大约在预期数据信号转换的时刻。以这种方式，母线（10）沿着连接总线耦合器电路的长度的各个点处接收小的电荷（24）。因此，公共汽车预计会过渡。电荷不足以基本上改变总线上任何给定的局部点处的电压电平; 然而，其总体效果是显着减少公交车过渡的上升时间。电荷足以预先对由充电点附近的总线和总线驱动晶体管形成的电容性负载进行预充电。由于每个总线预充电电路沿着其长度的多个点将电预充电注入到总线上，所以整个总线线预期沿着总线在任何电路（14）处的数据转换期间接收电荷。因此，不需要单个大型总线驱动晶体管来改变整个总线的电压电平。

4. 发明授权

US4507570A Resettable one shot circuit having noise rejection 失效
标题翻译：具有噪声抑制的可复位单触发电路
公开(公告)号：US4507570A
公开(公告)日：1985-03-26
申请号：US471106
申请日：1983-03-01
申请人： John K. Mahabadi , Victor D. Ehrlich
发明人： John K. Mahabadi , Victor D. Ehrlich
IPC分类号： H03K3/355 , H03K3/3565 , H03K3/033
CPC分类号： H03K3/3565 , H03K3/355
摘要： A one shot circuit having feedback from the output to an input gate is provided to inhibit the input gate when an output is being provided. This feedback inhibits the input gate thereby preventing noise on the input from falsely triggering the one shot. A capacitor in conjunction with a Schmitt trigger is used to determine output pulse width. The output pulse width can be increased by adding additional capacitance to the first capacitor which is fully integrated on an integrated circuit chip. A reset input is also provided so that the circuit can be reset upon command.
摘要翻译：提供了具有从输出到输入门的反馈的单触发电路，用于当提供输出时禁止输入门。该反馈抑制输入门，从而防止输入上的噪声误触发一次。电容器与施密特触发器一起用于确定输出脉冲宽度。可以通过向完全集成在集成电路芯片上的第一电容器添加额外的电容来增加输出脉冲宽度。还提供复位输入，使得可以根据命令复位电路。

5. 发明授权

US3621297A Monostable multivibrator 失效
标题翻译：单机多功能一体机
公开(公告)号：US3621297A
公开(公告)日：1971-11-16
申请号：US3621297D
申请日：1969-09-24
申请人： RCA CORP
发明人： DEAN JACK ALLEN
IPC分类号： H03K3/355 , H03K5/04 , H03K1/18
CPC分类号： H03K3/355 , H03K5/04
摘要： A monostable multivibrator circuit is disclosed which provides a relatively constant width pulse despite large variations from circuit to circuit in the switching transfer voltage characteristics of two switching devices used in any one circuit; in any one circuit, each of the two switching devices have the same switching transfer voltage characteristic. The two switching devices are connected in such a manner that the first device is turned on for a time determined by a first time-constant circuit, and the second device is turned on while the first device is on plus a time determined by a second time-constant circuit. In this manner, the effect on the width of the output pulse by the transfer voltages of one device is cancelled out by the effect on the width of the transfer voltage of the other device. Thus a relatively constant width pulse always results.

6. 发明授权

US09985664B2 Random delay generation for thin-film transistor based circuits 有权
公开(公告)号：US09985664B2
公开(公告)日：2018-05-29
申请号：US14328187
申请日：2014-07-10
申请人： Thin Film Electronics ASA
发明人： Vivek Subramanian , Mingming Mao , Zhigang Wang
IPC分类号： H01L21/66 , H03B5/12 , H04B1/04 , G06K7/00 , G06K7/10 , H03K3/03 , H03K5/13 , H03K5/133 , H04H20/16 , H03K3/033 , H03K3/355 , G06K19/07
CPC分类号： H04B1/04 , G06K7/0008 , G06K7/10059 , G06K19/0723 , H01L22/20 , H01L2924/0002 , H03B5/1203 , H03K3/0315 , H03K3/033 , H03K3/355 , H03K5/13 , H03K5/133 , H04H20/16 , H01L2924/00
摘要： Circuits and circuit elements configured to generate a random delay, a monostable oscillator, circuits configured to broadcasting repetitive messages wireless systems, and methods for forming such circuits, devices, and systems. The present invention advantageously provides relatively low cost delay generating circuitry based on TFT technology in wireless electronics applications, particularly in RFID applications. Such novel, technically simplified, low cost TFT-based delay generating circuitry enables novel wireless circuits, devices and systems, and methods for producing such circuits, devices and systems.

7. 发明授权

US09886940B2 Transmit/receive channel for ultrasound applications 有权
公开(公告)号：US09886940B2
公开(公告)日：2018-02-06
申请号：US14518894
申请日：2014-10-20
申请人： STMicroelectronics S.r.l.
发明人： Matteo Albertini , Sandro Rossi
IPC分类号： H03K5/08 , G10K11/18 , H03K3/355 , H03K5/125 , H03K19/0175 , H03K19/0185 , H03K5/003 , B06B1/02
CPC分类号： G10K11/18 , B06B1/0215 , B06B2201/76 , H03K3/355 , H03K5/003 , H03K5/125 , H03K19/017509 , H03K19/018521
摘要： A device voltage shifter includes a first voltage reference node, a second voltage reference node, an output node and a clamp node. A first high-voltage switching transistor of the voltage shifter has a first conduction terminal coupled to the first voltage reference node and a second conduction terminal coupled to the clamp node. A second high-voltage switching transistor of the voltage shifter has a first conduction terminal coupled to the clamp node and a second conduction terminal coupled to the second voltage reference node. A third high-voltage switching transistor of the voltage shifter has a first conduction terminal coupled to the first voltage reference node, a control terminal coupled to the clamp node, and a second conduction terminal coupled to the output node. A voltage regulator of the voltage shifter is coupled between the output node and the clamp node.

8. 发明授权

US5729169A Controllable one-shot circuit and method for controlling operation of memory circuit using same 失效
公开(公告)号：US5729169A
公开(公告)日：1998-03-17
申请号：US677810
申请日：1996-07-10
申请人： Frankie Roohparvar
发明人： Frankie Roohparvar
IPC分类号： H03K3/033 , H03K3/355
CPC分类号： H03K3/355 , H03K3/033
摘要： A controllable one-shot circuit for use in a control unit of a memory circuit, for asserting a control signal with variable (and controllable) duration in response to a trigger signal, and a state machine for controlling memory operations of a memory circuit which includes such a controllable one-shot circuit. In preferred embodiments, the one-shot and the state machine of which it is a part are implemented as parts of a single memory chip (preferably, a nonvolatile memory chip such as an integrated flash memory circuit). Other aspects of the invention are methods of operating a state machine of a memory circuit to generate control signals for use in controlling memory operations performed by the memory circuit. In preferred embodiments of such methods, the state machine is included in an integrated memory circuit and the one-shot circuit is controlled to assert a control signal with a desired duration in response to a trigger signal, thus enabling the state machine to control efficiently the duration of selected memory operations (or sub-operations of such operations) of the memory circuit.

9. 发明授权

US5550490A Single-rail self-resetting logic circuitry 失效
标题翻译：单轨自复位逻辑电路
公开(公告)号：US5550490A
公开(公告)日：1996-08-27
申请号：US450056
申请日：1995-05-25
申请人： Christopher M. Durham , Visweswara R. Kodali , Salim A. Shah
发明人： Christopher M. Durham , Visweswara R. Kodali , Salim A. Shah
IPC分类号： H03K3/355 , H03K19/094 , H03K19/096 , H03K19/00
CPC分类号： H03K3/355 , H03K19/09403 , H03K19/0966
摘要： A forward single-rail self-resetting reset circuit is utilized to reset a logic circuit to a selected state subsequent to each iteration of a logical operation on inputted data into the logic circuit. The reset circuit receives at least one of the data inputs and its complement signal so that the reset signal produced by the reset circuit is activated regardless of the voltage level of the data input signals.
摘要翻译：在对逻辑电路的输入数据进行逻辑运算的每次重复之后，利用正向单轨自复位复位电路将逻辑电路复位到选定状态。复位电路接收数据输入及其补码信号中的至少一个，使得复位电路产生的复位信号无论数据输入信号的电压电平如何被激活。

10. 发明授权

US5498989A Integrated circuit one shot with extended length output pulse 失效
标题翻译：集成电路一次扩展长度输出脉冲
公开(公告)号：US5498989A
公开(公告)日：1996-03-12
申请号：US230045
申请日：1994-04-19
申请人： Sholeh Diba
发明人： Sholeh Diba
IPC分类号： H03K3/033 , H03K5/1534 , H03K3/355
CPC分类号： H03K5/1534 , H03K3/033
摘要： An integrated circuit one shot circuit provides relatively long duration (hundreds of nanoseconds up to a millisecond) output pulses without the need for excessively large transistors. The one shot circuit includes a pull up and a pull down device connected to the one shot circuit's input terminal, with a latch connected to a node between the pull up and pull down devices. The output terminal of the latch is connected to the input of a Schmitt trigger. One terminal of a grounded capacitor is connected between the latch output terminal and the Schmitt trigger input. The output terminal of the Schmitt trigger is connected through an inverter to one input terminal of a NAND gate, the other input terminal of which is connected to the one shot circuit's input terminal. A feedback line connects the output terminal of the NAND gate to the gate of a depletion mode transistor which is between the pull up and pull down devices. This provides a glitch free long duration output pulse using conventional CMOS transistor fabrication technology in a large scale integrated circuit.
摘要翻译：集成电路单触发电路提供相对较长的持续时间（几百纳秒直到毫秒）的输出脉冲，而不需要过大的晶体管。单触发电路包括连接到单触发电路的输入端的上拉和下拉器件，其中锁存器连接到上拉和下拉器件之间的节点。锁存器的输出端子连接到施密特触发器的输入端。接地电容器的一个端子连接在锁存器输出端子和施密特触发器输入端之间。施密特触发器的输出端子通过反相器连接到NAND门的一个输入端，其另一个输入端连接到单触发电路的输入端。反馈线将NAND门的输出端连接到上拉和下拉器件之间的耗尽型晶体管的栅极。这在大规模集成电路中使用传统的CMOS晶体管制造技术提供无故障长时间输出脉冲。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式