会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Method for fabricating a trench DRAM
    • 沟槽DRAM的制造方法
    • US5017506A
    • 1991-05-21
    • US385344
    • 1989-07-25
    • Bing-Whey ShenRandy McKeeGishi Chung
    • Bing-Whey ShenRandy McKeeGishi Chung
    • H01L21/311H01L21/8242H01L27/108
    • H01L27/10861H01L21/31116H01L27/10829Y10S438/948
    • The described embodiments of the present invention provide DRAM cells, structures and manufacturing methods. A DRAM cell with a trench capacitor having a first plate formed as a diffusion on the outside surface of a trench formed in the substrate and a second plate having a conductive region formed inside the trench is fabricated. The transfer transistor is formed using a field plate isolation structure which includes a self-aligned moat area for the transfer transistor. The moat area slightly overlaps the capacitor area and allows for increased misalignment tolerance thus foregoing the requirement for misalignment tolerances built into the layout of the DRAM cell. The field plate itself is etched so that it has sloped sidewalls to avoid the formation of conductive filaments from subsequent conductive layers formed on the integrated circuit. The use of a self-aligned bitline contact between two memory cells alows for the elimination of alignment tolerances between the bitline contact and the gates of the transfer transistor of the memory cells.
    • 本发明的所述实施例提供了DRAM单元,结构和制造方法。 制造具有沟槽电容器的DRAM单元,该沟槽电容器具有形成为在衬底中形成的沟槽的外表面上的扩散的第一板和形成在沟槽内的导电区域的第二板。 转移晶体管使用场板隔离结构形成,该场板隔离结构包括用于转移晶体管的自对准的沟槽区域。 护城河区域与电容器区域稍微重叠,并且允许增加的不对准公差,从而对DRAM单元的布局中内置的未对准公差的要求进行了前提。 场板本身被蚀刻,使得其具有倾斜的侧壁,以避免由形成在集成电路上的后续导电层形成导电细丝。 使用两个存储器单元之间的自对准位线接触,从而消除位线接触和存储器单元的传输晶体管的栅极之间的对准公差。
    • 5. 发明授权
    • Method of making trench DRAM cell with stacked capacitor and buried
lateral contact
    • 制造具有堆叠电容器和埋入侧面接触的沟槽DRAM单元的方法
    • US4978634A
    • 1990-12-18
    • US385327
    • 1989-07-25
    • Bing-Whey ShenMasaaki YashiroRandy McKeeGishi ChungKiyoshi ShiraiClarence TengDonald J. Coleman, Jr.
    • Bing-Whey ShenMasaaki YashiroRandy McKeeGishi ChungKiyoshi ShiraiClarence TengDonald J. Coleman, Jr.
    • H01L27/04H01L21/822H01L21/8242H01L27/10H01L27/108
    • H01L27/10861
    • The described embodiments of the present invention provide DRAM cells, structures and manufaturing methods. In a first embodiment, a DRAM cell with a trench capacitor having a first plate formed as a diffusion on the outside surface of a trench formed in the substrate and a second plate having a conductive region formed inside the trench is fabricated. The transfer transistor is formed using a field plate isolation structure which includes a self-aligned moat area for the transfer transistor. The moat area slightly overlaps the capacitor area and allows for increased misalignment tolerance thus foregoing the requirement for misalignment tolerances built into the layout of the DRAM cell. The field plate itself is etched so that it has sloped sidewalls to avoid the formation of conductive filaments from subsequent conductive layers formed on the integrated circuit. The use of a self-aligned bitline contact between two memory cells allows for the elimination of alignment tolerances between the bitline contact and the gates of the transfer transistors of the memory cells.
    • 本发明的所述实施例提供了DRAM单元,结构和制造方法。 在第一实施例中,制造具有沟槽电容器的DRAM单元,该沟槽电容器具有形成为在衬底中形成的沟槽的外表面上的扩散的第一板,以及形成在沟槽内部的导电区域的第二板。 转移晶体管使用场板隔离结构形成,该场板隔离结构包括用于转移晶体管的自对准的沟槽区域。 护城河区域与电容器区域稍微重叠,并且允许增加的不对准公差,从而对DRAM单元的布局中内置的未对准公差的要求进行了前提。 场板本身被蚀刻,使得其具有倾斜的侧壁,以避免由形成在集成电路上的后续导电层形成导电细丝。 使用两个存储单元之间的自对准位线接触允许消除位线接触和存储器单元的传输晶体管的栅极之间的对准公差。
    • 8. 发明授权
    • Method to eliminate gate filaments on field plate isolated devices
    • 在场板隔离装置上消除栅极细丝的方法
    • US5252506A
    • 1993-10-12
    • US879697
    • 1992-05-05
    • Duane E. CarterWilliam R. McKeeGishi ChungFred D. Fishburn
    • Duane E. CarterWilliam R. McKeeGishi ChungFred D. Fishburn
    • H01L21/8242H01L21/306
    • H01L27/10861
    • A method is disclosed for preventing formation of undesirable polysilicon word line gate filaments in integrated circuit devices such as VLSI dynamic random access memories employing field plate isolation. Before the word lines are processed, an oxide layer is formed in the field plate openings beneath sidewalls of nitride along the edges of the field plate openings. The oxide layer partially fills an undercut area beneath a dip out of the sidewall of nitride. The dip out of the sidewall of nitride is removed. The removal of the dip out and the partial filling of the undercut area reduces the possibility of polysilicon word line filaments from forming around the edge of the field plate openings in the undercut area when the word lines are later added. A field plate isolated memory device is also disclosed wherein along the edges of the field plate openings, the partially filling oxide layer and the sidewall nitride layer are approximately coincident.
    • 公开了一种用于防止在诸如使用场板隔离的VLSI动态随机存取存储器的集成电路器件中形成不需要的多晶硅字线栅极细丝的方法。 在处理字线之前,沿着场板开口的边缘在氮化物侧壁下方的场板开口中形成氧化物层。 氧化物层部分地填充氮化物侧壁下方的浸渍下方的底切区域。 去除氮化物侧壁的浸出。 脱落区域的去除以及部分填充底切区域减少了当字线稍后添加时,多晶硅字线细丝在底切区域的场板开口的边缘周围形成的可能性。 还公开了一种场板隔离存储器件,其中沿着场板开口的边缘,部分填充的氧化物层和侧壁氮化物层几乎重合。