会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Column redundancy for digital multilevel nonvolatile memory
    • 数字多级非易失性存储器的列冗余
    • US06992937B2
    • 2006-01-31
    • US10628979
    • 2003-07-28
    • Hieu Van TranSakhawat M. KhanWilliam John SaikiGeorge J. Korsh
    • Hieu Van TranSakhawat M. KhanWilliam John SaikiGeorge J. Korsh
    • G11C11/00
    • G11C29/50G11C11/5621G11C16/04G11C29/027G11C29/50004G11C29/82G11C2029/0409
    • A digital multilevel bit memory array system comprises regular memory arrays and redundant memory arrays. A regular y-driver corresponds to each memory array to read or write contents to a multilevel bit memory cell and compare the read cell content to reference voltage levels to determine the data stored in the corresponding memory cell. Likewise, similar functions are performed by the redundant y-driver circuit for the redundant memory array. During the verification of the contents of the memory cell, if the read voltage is outside a certain margin requirement for a level of the reference voltage, a signal is generated in real time so that data from the bad y-driver is not output and data from the redundant y-driver corresponding to the redundant memory array is read out. The memory array system may also include a fractional multilevel redundancy.
    • 数字多电平位存储器阵列系统包括常规存储器阵列和冗余存储器阵列。 常规y驱动器对应于每个存储器阵列以将内容读取或写入多级位存储器单元,并将读取的单元内容与参考电压电平进行比较,以确定存储在相应存储器单元中的数据。 类似的功能由冗余的y驱动电路执行,用于冗余存储器阵列。 在验证存储单元的内容期间,如果读取电压超出参考电压电平的一定余量要求,则实时生成信号,以便不输出来自不良y驱动器的数据和数据 从对应于冗余存储器阵列的冗余y驱动器读出。 存储器阵列系统还可以包括分数多级冗余。
    • 4. 发明授权
    • Ring oscillator for digital multilevel non-volatile memory
    • 用于数字多电平非易失性存储器的环形振荡器
    • US07061295B2
    • 2006-06-13
    • US10991301
    • 2004-11-16
    • William John SaikiHieu Van TranSakhawat M. Khan
    • William John SaikiHieu Van TranSakhawat M. Khan
    • G06F1/04
    • H02M3/07G11C16/30
    • An oscillator that can be used within a high voltage generation and regulation system for non-volatile memory. The system may comprise a charge pump that may have at least one pump and an oscillator. In one aspect the oscillator provides clock signals to the pump. The output of the oscillator may be disabled without turning off the clock generation. The oscillator may be a ring oscillator. In one aspect, the ring oscillator and the output stage may comprise inverters with a capacitor coupled to the output of the inverter. In one aspect, the ratio of the capacitors in the ring oscillator to the capacitor in the output stage determine the phase shift between the two clock signals. In another aspect, the capacitance of the capacitors are identical and a bias applied the ring oscillator and the output stage are radioed to adjust the phase between the two clock signals.
    • 可用于非易失性存储器的高压发生和调节系统中的振荡器。 该系统可以包括可以具有至少一个泵和振荡器的电荷泵。 在一个方面,振荡器向泵提供时钟信号。 可以禁用振荡器的输出而不关闭时钟产生。 振荡器可以是环形振荡器。 在一个方面,环形振荡器和输出级可以包括具有耦合到反相器的输出的电容器的反相器。 在一个方面,环形振荡器中的电容器与输出级中的电容器的比率决定了两个时钟信号之间的相移。 在另一方面,电容器的电容是相同的,并且施加环形振荡器的偏置,并且输出级被无线电以调节两个时钟信号之间的相位。