会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明授权
    • Logic gates for reducing power consumption of gallium arsenide
integrated circuits
    • 用于降低砷化镓集成电路功耗的逻辑门
    • US6078194A
    • 2000-06-20
    • US558108
    • 1995-11-13
    • Gary M. Lee
    • Gary M. Lee
    • H03K3/012H03K3/037H03K19/00H03K19/094H03K19/0952
    • H03K19/0016H03K19/09429H03K19/0952H03K3/012H03K3/0372
    • A method and apparatus for reducing power consumption by gallium arsenide integrated circuits divides the integrated circuit into higher and lower frequency sections. The high frequency sections require a substantial portion of the system clock period to resolve their longest combinatorial paths. The lower frequency sections require a relatively small portion of the system clock period to resolve their longest combinatorial logic paths. The combinatorial logic paths of each of such lower frequency sections are designed using logic gates which are capable of being decoupled from the chip power supply by way of a power enable input. Edge triggered memory circuits such as flip-flops are also designed using the reduced power logic gates, except for their cross-coupled outputs so that they may retain their state. A dual-output one-shot multivibrator is used to generate the power enable signal used to couple and decouple the logic gates of each lower frequency section from the chip power supply, as well as the clock pulse with which to clock the flip-flops of the lower frequency section. The one-shot generates these control signals based on the positive edge of the system clock. The lower frequency sections thus dissipate virtually no power except during that portion of the system clock period necessary to resolve their longest combinatorial paths.
    • 用于降低砷化镓集成电路的功耗的方法和装置将集成电路分为更高和更低频率的部分。 高频部分需要系统时钟周期的大部分来解决其最长的组合路径。 较低频率部分需要系统时钟周期的较小部分来解决其最长的组合逻辑路径。 这些低频段中的每一个的组合逻辑路径使用能够通过功率使能输入与芯片电源分离的逻辑门来设计。 诸如触发器之类的边缘触发存储器电路也使用减少功率逻辑门来设计,除了它们的交叉耦合输出,使得它们可以保持其状态。 双输出单稳态多谐振荡器用于产生功率使能信号,用于将芯片电源中每个较低频率部分的逻辑门极耦合和去耦,以及时钟脉冲 较低频段。 一次性根据系统时钟的上升沿产生这些控制信号。 因此,除了解决其最长组合路径所需的系统时钟周期的那部分之外,较低频率部分几乎没有功率消耗。