会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Method and system for concurrent handler execution in an SMI and PMI-based dispatch-execution framework
    • 在SMI和基于PMI的调度执行框架中执行并发处理程序的方法和系统
    • US06775728B2
    • 2004-08-10
    • US10011233
    • 2001-11-15
    • Vincent J. ZimmerSham M. Datta
    • Vincent J. ZimmerSham M. Datta
    • G06F1324
    • G06F9/4812
    • A method and system that enables concurrent event handler execution in a system management interrupt (SMI) and processor management interrupt (PMI)-based dispatch-execution framework to service an SMI or PMI event. A plurality of event handlers are loaded into a hidden memory space that is accessible to a hidden execution mode supported by each of a plurality of processors in a multiprocessor computer system but is not accessible to other operating modes of those processors. The event handlers are then dispatched to two or more processors in response to the hidden execution mode event and concurrently executed to service the event. Various embodiments include use of a single event handler to service the event, multiple event handlers that perform different tasks, and multiple event handler instances that concurrently perform a single task. The invention also provides a resource locking mechanism to prevent resource access conflicts.
    • 一种在系统管理中断(SMI)和基于处理器管理中断(PMI)的调度执行框架中执行并发事件处理程序的服务SMI或PMI事件的方法和系统。 多个事件处理程序被加载到可由多处理器计算机系统中的多个处理器中的每一个支持的隐藏执行模式可访问的隐藏存储器空间中,但是对于这些处理器的其它操作模式是不可访问的。 然后响应于隐藏的执行模式事件将事件处理程序分派到两个或多个处理器,并且并发执行以对该事件进行服务。 各种实施例包括使用单个事件处理程序来服务事件,执行不同任务的多个事件处理程序以及同时执行单个任务的多个事件处理程序实例。 本发明还提供了一种防止资源访问冲突的资源锁定机制。
    • 7. 发明授权
    • System and method for establishing a trust domain on a computer platform
    • 在计算机平台上建立信任域的系统和方法
    • US07971048B2
    • 2011-06-28
    • US12056452
    • 2008-03-27
    • Sham M. DattaMohan J. KumarErnest Brickell
    • Sham M. DattaMohan J. KumarErnest Brickell
    • G06F15/177
    • G06F21/57
    • Embodiments of the invention provide systems and methods associated with a measurement engine in a server platform. In one such embodiment of the invention, the measurement engine hardware verifies/authenticates its own firmware and then system initialization firmware by measuring such firmware and storing measurement results in a register that is not spoofable by malicious code. In this instance, the measurement engine holds the host CPU complex in a reset state until the measurement engine has verified the system initialization firmware. In another such embodiment of the invention, the measurement engine hardware also measures firmware associated with one or more system service processors and stores such measurement results in a register. In this case, the measurement engine holds the system service processors and the host CPU complex in reset until the measurements are completed. Other embodiments are described.
    • 本发明的实施例提供了与服务器平台中的测量引擎相关联的系统和方法。 在本发明的一个这样的实施例中,测量引擎硬件通过测量这样的固件来验证/认证其自己的固件,然后验证其自身的固件,并将测量结果存储在恶意代码不能欺骗的寄存器中。 在这种情况下,测量引擎将主机复合体保持在复位状态,直到测量引擎已经验证了系统初始化固件。 在本发明的另一个这样的实施例中,测量引擎硬件还测量与一个或多个系统服务处理器相关联的固件并将这样的测量结果存储在寄存器中。 在这种情况下,测量引擎将系统服务处理器和主机CPU复合体保持在复位状态,直到测量完成。 描述其他实施例。
    • 9. 发明授权
    • Algorithm for non-volatile memory updates
    • 用于非易失性存储器更新的算法
    • US06754828B1
    • 2004-06-22
    • US09352715
    • 1999-07-13
    • Suresh MarisettyAndrew J. FishYan LiMani AyyarAmy O'DonnellGeorge ThangaduraiSham M. Datta
    • Suresh MarisettyAndrew J. FishYan LiMani AyyarAmy O'DonnellGeorge ThangaduraiSham M. Datta
    • G06F942
    • G06F8/65
    • A novel processor architecture and algorithms are provided which improve non-volatile memory updates and increases processor performance in successive generations of processors. A new processor architecture is supported by a software model consisting of two new firmware layers and the legacy 32 bit basic input output system (BIOS) firmware. The new firmware layers consist of a Processor Abstraction Layer (PAL) and a System Abstraction Layer (SAL). The PAL and SAL have procedure calls which allow updates of the firmware components in the non-volatile memory of a system, e.g. non-volatile ROM. The present invention includes invoking a system abstraction layer update procedure to implement a new input binary into the non-volatile memory. An algorithm for the non-volatile memory includes selecting a lead processor to perform an update and using the system abstraction layer update procedure. The system abstraction layer update procedure is used to call an appropriate authentication routine. The system abstraction layer update procedure is used to call a specific non-volatile memory implementation routine.
    • 提供了一种新颖的处理器架构和算法,其改进了非易失性存储器更新并且在连续几代处理器中提高了处理器性能。 由两个新固件层和传统32位基本输入输出系统(BIOS)固件组成的软件模型支持新的处理器架构。 新的固件层由处理器抽象层(PAL)和系统抽象层(SAL)组成。 PAL和SAL具有允许更新系统的非易失性存储器中的固件组件的过程调用,例如, 非易失性ROM。本发明包括调用系统抽象层更新过程以将新的输入二进制文件实现到非易失性存储器中。 用于非易失性存储器的算法包括选择引导处理器来执行更新并使用系统抽象层更新过程。 系统抽象层更新过程用于调用适当的认证例程。 系统抽象层更新过程用于调用特定的非易失性存储器实现例程。